Hardware file system and method thereof

The hardware file system addresses vulnerabilities in software-based systems by using hardware interfaces and controllers to manage data operations securely, ensuring data integrity and security without software involvement.

WO2025224733A1PCT designated stage Publication Date: 2025-10-30JINDAL MOHAN KUMAR +1
View PDF 2 Cites 0 Cited by

Patent Information

Application Number
PCT/IN2025/050017
Authority / Receiving Office
WO · WO
Patent Type
Applications
Current Assignee / Owner
Priority Date
2024-04-23
Filing Date
2025-01-08
Publication Date
2025-10-30

AI Technical Summary

Technical Problem

Conventional software-based file systems are vulnerable to attacks, compromising the security and integrity of critical data due to the susceptibility of software codes to hacking, which can alter data transfer routes and leak sensitive information.

Method used

A hardware file system design that includes an initialization circuitry and processing unit, managing data operations without software involvement, utilizing hardware interfaces and controllers to control data flow and manage storage, ensuring secure data transfer and manipulation.

Benefits of technology

The hardware file system provides a secure and reliable data management solution by eliminating the risk of software hacking, maintaining data integrity and security without software codes, while maintaining efficient data organization and access.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure IN2025050017_30102025_PF_FP_ABST
    Figure IN2025050017_30102025_PF_FP_ABST
Patent Text Reader

Abstract

Disclosed is a hardware file system (108) that includes an initialization circuitry (110) and a processing unit (116) The initialization circuitry (110) is configured to generate an initialization signal based on a mode of a plurality of modes configured through a host interface (102). The processing unit (116) coupled to the initialization circuitry (110). The processing unit (116) is configured to execute one or more operations associated with the one or more slave and master interfaces (106) based on the initialization signal, wherein the processing unit (116) is configured to relay an acknowledgement signal generated by a slave interface of the one or more slave interfaces (104) to a master interface of the one or more master interfaces (106), wherein the acknowledgement signal represents a reception of a data packet at the slave interface from the master interface. 1 is selected.
Need to check novelty before this filing date? Find Prior Art

Description

[0001] HARDWARE FILE SYSTEM AND METHOD THEREOF

[0002] TECHNICAL FIELD

[0003] The present disclosure relates generally to data communication. More particularly, the present disclosure relates to a hardware file system and a method thereof.

[0004] BACKGROUND

[0005] A file system is a technique that facilitates organizing and storing data on storage devices such as hard drives, solid-state drives (SSDs), USB drives, and network storage. It provides a structured way to access, manage, and store files and directories. The file system manages storage and retrieval of data from directories or folders to organize files, file metadata (such as file names, creation dates, and permissions), and mechanisms for accessing and manipulating files (like reading, writing, and deleting). The file system plays a crucial role in various aspects of computing, and its applications extend across several domains. The file system is very important in data organization and management. For example, it organizes and manages data stored on a storage medium. It also provides a hierarchical structure of directories and files, making it easier for users and applications to organize, locate, and access data efficiently. The file systems are further extensively used or employed with operating systems as they enable essential operations such as bootstrapping the system, loading device drivers, managing user files, and providing an interface for applications to access stored data. The file systems are further employed in user applications that facilitates in creating, reading, updating, or deleting files, applications rely on file system APIs (Application Programming Interfaces) provided by the operating system to perform these operations. The file systems further facilitate storing large volumes of data persistently on storage devices. They manage the allocation of space on the disk, track file locations, and provide mechanisms for retrieving data quickly and efficiently. The file systems are further extensively employed or required in applications, such as backup and recovery, security and access control, file sharing and collaboration, and file compression and archiving.

[0006] Conventional file systems are based on software -based protocols. For example, different program codes are used to facilitate different functionalities in the file system. However, the vulnerability of software-defined functionalities and protocols in file systems makes them susceptible to attacks, potentially compromising the confidentiality of critical information. The software codes are prone to be hacked by unauthenticated authorities / personnels. This causes serious threats to sensitive data. Also, by manipulating the software codes, one can easily alter the route of data transfer, which can leak the sensitive data. Thus, employing software codes causes risk of compromising security of the information contents of the critical data in the file systems.

[0007] Thus, there is a need for a system, an apparatus, and a method capable of providing a file system, which demands a need for improvised technical solution that overcomes the aforementioned problems.

[0008] SUMMARY

[0009] In an aspect of the present disclosure, a hardware file system is disclosed. The hardware file system includes an initialization circuitry and a processing unit. The initialization circuitry configured to generate an initialization signal based on a mode of a plurality of modes configured through a host interface. The processing unit is coupled to the initialization circuitry. The processing unit is configured to execute one or more operations associated with the one or more slave and master interfaces based on the initialization signal, wherein the processing unit is configured to relay an acknowledgement signal generated by a slave interface of the one or more slave interfaces to a master interface of the one or more master interfaces wherein the acknowledgement signal represents a reception of a data packet at the slave interface from the master interface. In some aspects of the present disclosure, the mode represents a slave interface of the one or more slave interfaces employed for an upcoming operation and a master interface of the one or more master interfaces employed for an upcoming operation.

[0010] In some aspects of the present disclosure, the hardware file system further includes one or more memory controllers that is coupled to the processing unit and configured to manage storage and retrieval of the data packet from one or more memories associated with the hardware file system.

[0011] In some aspects of the present disclosure, the initialization signal comprising information selected from one of, a file system associated with the files, a mode of the plurality of modes configured by the user, or a combination thereof.

[0012] In some aspects of the present disclosure, the initialization circuitry is configured to activate, based on the mode of the plurality of modes configured at the host interface, the one or more interface controllers, the one or more memory controllers, and the processing unit.

[0013] In some aspects of the present disclosure, the initialization circuitry is configured to activate, based on the mode of the plurality of modes configured at the host interface the one or more interface controllers the one or more memory controllers and the processing unit in a predefined sequence.

[0014] In some aspects of the present disclosure, a system is disclosed. The system includes a host interface, one or more slave interfaces, one or more master interfaces, and a hardware file system. The host interface is configured to enable a user to configure a mode of a plurality of modes. The hardware file system is coupled to the host interface and the one or more slave and master interfaces. The hardware file system includes an initialization circuitry and a processing unit. The initialization circuitry configured to generate an initialization signal based on a mode of a plurality of modes configured through a host interface. The processing unit is coupled to the initialization circuitry. The processing unit is configured to execute one or more operations associated with the one or more slave and master interfaces based on the initialization signal, wherein the processing unit is configured to relay an acknowledgement signal generated by a slave interface of the one or more slave interfaces to a master interface of the one or more master interfaces wherein the acknowledgement signal represents a reception of a data packet at the slave interface from the master interface.

[0015] In some aspects of the present disclosure, the initialization signal comprising information selected from one of, a file system associated with the files, a mode of the plurality of modes configured by the user, or a combination thereof.

[0016] In some aspects of the present disclosure, a method for organizing files is disclosed. The method includes a step of enabling by way of a host interface a user to configure a mode of a plurality of modes. The method further includes a step of generating by way of the host interface an initialization signal based on the mode of the plurality of modes such that an initialization circuitry is activated upon generation of the initialization signal. The method further includes a step of identifying by way of an initialization circuitry a mode of the plurality of modes upon activation of the initialization circuitry. The method further includes a step of generating by way of the initialization circuitry an activation signal upon activation of the initialization circuitry such that based on the activation signal the initialization circuitry activates one of, (i) one or more memory controllers of a plurality of memory controllers (ii) one or more interface controllers of a plurality of interface controllers and (iii) a processing unit. The method further includes a step of controlling by way of a plurality of interface controllers (i) direction of data flow and (ii) amount of data that is transferred between a pair of active interfaces based on the activation signal.

[0017] In some aspects of the present disclosure, the method further includes a step of relaying by way of the processing unit an acknowledgement signal generated by a slave interface of one or more slave interfaces to a master interface of one or more master interfaces.

[0018] BRIEF DESCRIPTION OF DRAWINGS The above and still further features and advantages of aspects of the present disclosure becomes apparent upon consideration of the following detailed description of aspects thereof, especially when taken in conjunction with the accompanying drawings, and wherein:

[0019] FIG. 1 illustrates a block diagram of a system to organize files, in accordance with an embodiment of the present disclosure; and

[0020] FIG. 2 illustrates a flow chart of a method for organizing files, in accordance with an embodiment of the present disclosure.

[0021] To facilitate understanding, like reference numerals have been used, where possible, to designate like elements common to the figures.

[0022] DETAILED DESCRIPTION

[0023] V arious aspect of the present disclosure provides a hardware file system and a method thereof. The following description provides specific details of certain aspects of the disclosure illustrated in the drawings to provide a thorough understanding of those aspects. It should be recognized, however, that the present disclosure can be reflected in additional aspects and the disclosure may be practiced without some of the details in the following description.

[0024] The various aspects including the example aspects are now described more fully with reference to the accompanying drawings, in which the various aspects of the disclosure are shown. The disclosure may, however, be embodied in different forms and should not be construed as limited to the aspects set forth herein. Rather, these aspects are provided so that this disclosure is thorough and complete, and fully conveys the scope of the disclosure to those skilled in the art. In the drawings, the sizes of components may be exaggerated for clarity.

[0025] It is understood that when an element is referred to as being “on,” “connected to,” or “coupled to” another element, it can be directly on, connected to, or coupled to the other element or intervening elements that may be present. As used herein, the term “and / or” includes any and all combinations of one or more of the associated listed items.

[0026] The subject matter of example aspects, as disclosed herein, is described with specificity to meet statutory requirements. However, the description itself is not intended to limit the scope of this patent. Rather, the inventor / inventors have contemplated that the claimed subject matter might also be embodied in other ways, to include different features or combinations of features similar to the ones described in this document, in conjunction with other technologies. Generally, the various aspects including the example aspects relate to a hardware file system and a method thereof.

[0027] The aspects herein and the various features and advantageous details thereof are explained more fully with reference to the non-limiting aspects that are illustrated in the accompanying drawings and detailed in the following description. Descriptions of well-known components and processing techniques are omitted so as to not unnecessarily obscure the aspects herein. The examples used herein are intended merely to facilitate an understanding of ways in which the aspects herein may be practiced and to further enable those of skill in the art to practice the aspects herein. Accordingly, the examples should not be construed as limiting the scope of the aspects herein.

[0028] FIG. 1 illustrates a block diagram of a system 100 to organize files, in accordance with an aspect of the present disclosure. The system 100 may be configured to access, understand, manage, and manipulate data from a Physical Peripheral Disk at bit level for a given type of File System Protocol (for example: FAT32, NTFS, exFAT, ext4, and the like). The system 100 may include a user interface 102 (hereinafter interchangeably referred to and designated as “the host interface 102”), one or more slave interfaces 104 (hereinafter collectively referred to and designated as “the slave interfaces 104”), one or more master interfaces 106 (hereinafter collectively referred to and designated as “the master interfaces 106”), and a hardware file system 108. In some aspects of the present disclosure, the user interface 102, the slave interfaces 104, the master interfaces 106, and the hardware file system 108 may be communicatively coupled by way of one or more suitable interconnects.

[0029] The system 100 may be configured to operate in a plurality of modes i.e., a MODE-1, a MODE-2, and the like. Specifically, the plurality of modes may represent employment or usage of at least one of, the slave interfaces 104, the master interfaces 106, or a combination thereof, for an upcoming operation. Further, the plurality of modes may define an operating state of one or more internal elements of the hardware file system 108. In some aspects of the present disclosure, the operating states of the one or more internal elements of the hardware file system 108 may be one of, invoked, sleep, and idle. In some aspects of the present disclosure, the user interface 102 may facilitate the user to configure the operating states of the one or more internal elements of the hardware file system 108.

[0030] The user interface 102 may include an input interface for receiving inputs from a user. Specifically, the input interface may be configured to facilitate a user to configure an operating state of one or more elements of the hardware file system 108 by generating an initialization signal based on a mode of a plurality of modes that may be configured through the user interface 102. The initialization signal may be generated based on one or more commands provided by the user. For example, the one or more commands may include one of, a mode select command, a slave select command, a master select command, and a restrict command. Embodiments of the present disclosure are intended to include and / or otherwise cover any type of command, without deviating from the scope of the present disclosure. The mode select command may facilitate the user to select the mode from the plurality of modes such that the system 100 operates based on the mode selected by the user. The slave select command may facilitate the user to select the slave interface from the slave interfaces 104 such that the system 100 facilitates to execute one or more functionalities of the slave interface that may be selected by the user. The master select command may facilitate the user to select the master interface from the master interfaces 106 such that the system 100 facilitates to execute one or more functionalities of the master interface that may be selected by the user. The restrict command may facilitate the user to restrict maximum usable memory. Further, the user interface 102 may be configured to provide the initialization signal to the hardware file system 108. The initialization signal may include information selected from one of, a file system associated with the files, a mode of the plurality of modes that may be configured by the user through the user interface 102, or a combination thereof. Specifically, the initialization signal may include mode selection information provided by the user to configure a mode of the plurality of modes for the system 100 and to configure the operating states of the one or more elements of the hardware file system 108. Examples of the input interface may include, but are not limited to, a touch interface, a mouse, a keyboard, a motion recognition unit, a gesture recognition unit, a voice recognition unit, and the like. Aspects of the present disclosure are intended to include or otherwise cover any type of the input interface including known, related art, and / or later developed technologies, without deviating from the scope of the present disclosure. The user interface 102 may further include an output interface for displaying (or presenting) an output to the user. Specifically, the output interface may be configured to provide visual representation of a status of the system 100 to the user. Examples of the output interface may include, but are not limited to, a display device, a printer, a projection device, and / or a speaker, and the like. Aspects of the present disclosure are intended to include or otherwise cover any type of the output interface including known, related art, and / or later developed technologies, without deviating from the scope of the present disclosure. Examples of the user interface 102 may include, but are not limited to, a digital display, an analog display, a touch screen display, a graphical customer interface, an appearance of a desktop, and / or illuminated characters, and the like. Aspects of the present disclosure are intended to include or otherwise cover any type of the user interface 102 including known, related art, and / or later developed technologies, without deviating from the scope of the present disclosure. The slave interfaces 104 may be hardware interfaces such as a physical connection and / or port through which the hardware file system 108 may communicate with one or more physical peripheral disks and / or devices. Specifically, the slave interfaces 104 may be configured to receive data from the hardware file system 108. In some aspects of the present disclosure, the slave interfaces 104 may include, but is not limited to, a GPIO interface (General Purpose Input / Output) interface, a UART (Universal Asynchronous Receiver / Transmitter) interface, an I2C (Inter-Integrated Circuit) and SPI (Serial Peripheral Interface) interfaces, a Universal Serial Bus (USB) interface, an Ethernet interface, a PCIe (Peripheral Component Interconnect Express) interface, and the like. Aspects of the present disclosure are intended to include and / or otherwise cover any type of the slave interfaces 104, including known, related, and later developed technologies, without deviating from the scope of the present disclosure.

[0031] Similarly, the mater interfaces 106 may be hardware interfaces such as a physical connection and / or port through which the hardware file system 108 may communicate with one or more physical peripheral disks and / or devices. Specifically, the master interfaces 106 may be configured to transmit data to the hardware file system 108. In some aspects of the present disclosure, the master interfaces 106 may include, but is not limited to, a GPIO interface (General Purpose Input / Output) interface, a UART (Universal Asynchronous Receiver / Transmitter) interface, an I2C (Inter-Integrated Circuit) and SPI (Serial Peripheral Interface) interfaces, a Universal Serial Bus (USB) interface, an Ethernet interface, a PCIe (Peripheral Component Interconnect Express) interface, and the like. Aspects of the present disclosure are intended to include and / or otherwise cover any type of the master interfaces 106, including known, related, and later developed technologies, without deviating from the scope of the present disclosure.

[0032] In some aspects of the present disclosure, the hardware file system 108 may be configured to be used as a part of a larger sub-system. Specifically, when the hardware file system 108 is part of a larger sub-system, and all the blocks supporting and / or interacting with the hardware file system 108 are initialized, the hardware file system 108 completely controls data transfer. Specifically, the hardware file system 108 may be configured to manage a direction of data from the peripheral physical device by sending a read and / or a write request. In some other aspects of the present disclosure, the hardware file system 108 may be configured to be used as a standalone module with appropriate interfaces. Specifically, any file and / or file structure generated by the hardware file system 108 can be accessed using any operating system outside the hardware file system 108 environment without any data loss and / or data corruption. Thus, the hardware file system 108 with no software involvement advantageously provides a secure file management system which minimizes data corruption.

[0033] The hardware file system 108 may be used depending on mode of operation and active interfaces. For example, the hardware file system 108 may be used as an intermediate tool between an interface with the peripheral disk and a data processing engine. The hardware file system 108 may facilitate to take data from an interface with peripheral disk and transferring the data to the data processing engine in a pre-defined format supported by processing engine. The hardware file system 108 may further facilitate transferring data from processing engine to the interface with peripheral disk. In some examples, the hardware file system 108 may be used to erase or manipulate all or any specific data that may be present inside physical peripheral disk at byte level to make the data untraceable or unrecoverable by any of the data recovery tools. In some other examples, the hardware file system 108 may be used as a tool to check integrity of any data using the standard hashing protocols like secure hashing algorithm (SHA), and the like. The hardware file system 108 may be totally implemented as a hardware and does not all require any kind of involvement of the software or coding or program or algorithm. Thus, the hardware file system 108 is advantageously effective when compared to conventional file systems. Since, there is no involvement of software codes, therefore there is no risk of hacking of the software codes which eliminates manipulation with the data, data breach, and the like. The hardware file system 108 may include an initialization circuitry 110, one or more memory controllers 112 (hereinafter collectively referred to and designated as “the memory controllers 112”), one or more interface controllers 114 (hereinafter collectively referred to and designated as “the interface controllers 114”), and a processing unit 116. It will be apparent to a person skilled in the art that the hardware file system 108 is shown to include the initialization circuitry 110, the memory controllers 112, the interface controllers 114, and a processing unit 116 to make the illustrations concise and clear and should not be considered as a limitation of the present disclosure. In various other aspects of the present disclosure, the hardware file system 108 may include additional elements, devices, and / or circuitries, without deviating from the scope of the present disclosure. The hardware file system 108 may be designed in gate-level hardware logic with no software involvement thus making the hardware file system 108 a secure file system. Thus, the hardware file system 108 advantageously eliminates the risk of manipulation / modification of the data while the data is transmitted from the master interfaces 106 to the slave interfaces 104. In other words, since there is no involvement of any algorithm / program / software codes, therefore, there is no chance of hacking the algorithms or software codes, which eliminates the risk of manipulating and / or modification in protocols for organizing data.

[0034] The initialization circuitry 110 may include one or more suitable circuitry to perform one or more operations. For example, the initialization circuitry 110 may be configured to receive the initialization signal from the host interface 102. The initialization signal may enable and / or activate the initialization circuitry 110 that may be configured to identify a mode of the plurality of modes configured by the user by way of the host interface 102. For example, a mode of the plurality of modes configured by the user defines a file transfer from a Physical Peripheral Disk coupled to a master interface of the master interfaces 106 to a Physical Peripheral Disk coupled to a slave interface of the slave interfaces 104. Further, the initialization circuitry 110 may be configured to identify a type of the file system used by the Physical Peripheral Disk connected to the master interface of the master interfaces 106. Specifically, the identification of the file system may facilitate the one or more elements of the hardware file system 108 such as, the memory controllers 112, the interface controllers 114, and the processing unit 116 to process the data efficiently. In some aspects of the present disclosure, the initialization circuitry 110 may be configured to generate an activation signal upon activation of the one or more elements of the hardware file system 108 based on the mode of the plurality of modes. The initialization circuitry 110 may be configured to enable and / or activate one or more elements of the hardware file system 108 upon generation of the activation signal. Specifically, the initialization circuitry 110 may be configured to activate one of, (i) one or more memory controllers of the memory controllers 112, (ii) one or more interface controllers of the interface controllers 114, and (iii) the processing unit 116 based on the mode of the plurality of modes configured by the user through the host interface 102. Specifically, the initialization circuitry 110 may be configured to activate or enable the more elements of the hardware file system 108 based on the mode of the plurality of modes that may keep other elements (remaining elements) of the hardware file system 108 in an idle or a sleep state. Thus, the initialization circuitry 110 may be configured to advantageously save energy of the system 100. For example, the initialization circuitry 110 may be configured to enable and / or activate the first memory controller of the memory controllers 112 and the first interface controller of the interface controllers 114 based on the mode of the plurality of modes configured by the user. In such a scenario, other memory controllers apart from the first memory controller and other interface controllers apart from the first interface controller may exhibit the idle state or the sleep state. Thus, the initialization circuitry 110 may advantageously save energy of the system 100 by activating only concerned elements (i.e., the first interface controller and the first memory controller) of the hardware file system 108. In some other aspects of the present disclosure, the initialization circuitry 110 may be configured to activate and / or enable the one or more elements such as the memory controllers 112, the interface controllers 114, and the processing unit 116 in a predefined sequence. In some aspects of the present disclosure, the initialization circuitry 110 may be configured to activate and / or enable the one or more elements such as the memory controllers 112, the interface controllers 114, and the processing unit 116 simultaneously.

[0035] The memory controllers 112 may include one or more suitable circuitry to perform one or more operations. For example, the memory controllers 112 may be configured to manage one or more memories associated with the hardware file system 108. Specifically, the one or more memories associated with the hardware file system 108 may be configured for temporary storage of data for synchronization between various active interfaces (e.g., the one or more slave interfaces 106 and the one or more master interfaces 108). Further, the one or more memories associated with the hardware file system 108 may be configured for storage of one or more parameters required by the processing unit 116. Examples of the one or more memories may include, but are not limited to, a Read Only Memory (ROM), a Random Access Memory (RAM), a Flash Memory (FM), a Removable Storage Drive (RSD), a Hard Disk Drive (HDD), a Solid- State Memory (SSM), a Magnetic Storage Drive (MSD), a Programmable Read Only Memory (PROM), an Erasable PROM (EPROM), and / or an Electrically EPROM (EEPROM). Aspects of the present disclosure are intended to include and / or otherwise cover any type of the one or more memories including known, related art, and / or later developed technologies, without deviating from the scope of the present disclosure. The memory controllers 112 may be configured to manage the one or more memories to avoid stalling other interfaces in the system 100 due to lack of buffer space. In some aspects of the present disclosure, the memory controllers 112 may be configured to manage a memory utilization of the one or more memories associated with the hardware file system 108 based on a mode of the plurality of modes configured by the user through the host interface 102.

[0036] The interface controllers 114 may include one or more suitable circuitry to perform one or more operations. For example, the interface controllers 114 may be configured to control and / or serve the one or more master interfaces and / or the one or more slave interfaces based on the activation signal received from the initialization circuitry 110. Specifically, the interface controllers 114 may be configured to control the direction of data flow and an amount of data to be transferred between a pair of active interfaces (e.g., one or more slave interfaces 106 and one or more master interfaces 108) based on the activation signal. Further, the interface controllers 114 may be configured to manage the data flow in such a way that an acknowledgement signal is generated from a receiver (e.g., a slave interface of the slave interfaces 104) corresponding to data received at the receiver for a sender (e.g., a master interface of the master interfaces 106).

[0037] The processing unit 116 may include one or more suitable circuitry to perform one or more operations. For example, the processing unit 116 may be configured to receive one or more signals from the initialization circuitry 110 such that the one or more signals enables the processing unit 116 that may be configured to perform one or more operations based on the mode configured by the user through the user interface 102. The processing unit 116 may be configured to execute the one or more operations associated with the one or more slave and master interfaces 104, 106. The processing unit 116 may be further configured to relay an acknowledgement signal that may be generated by a slave interface of the one or more slave interfaces 104 to a master interface of the one or more master interfaces 106.

[0038] In operation, when the initialization circuitry 110 identifies that the mode of the plurality of modes configured by the user defines the file transfer from the Physical Peripheral Disk coupled to the master interface of the master interfaces 106 to the Physical Peripheral Disk coupled to the slave interface of the slave interfaces 104, the initialization circuitry 110 may invoke the interface controllers 114 such that the interface controllers 114 enables the access to the files from the Physical Peripheral Disk coupled to the master interface. Further, the initialization circuitry 110 may be configured to invoke the memory controllers 112 such that the memory controllers 112 stores the files into at least one memory (not shown) associated with the system 100. In some aspects of the present disclosure, the initialization circuitry 110 may be further configured to invoke the processing unit 116 such that the processing unit 116 enables transfer of the files from the memory to the physical peripheral disk coupled to the slave interface. In some aspects of the present disclosure, the processing unit 116 may be configured to delete, create, modify any file and / or folder inside the physical peripheral disk with a given file system and / or perform other operations on the files and data of the physical peripheral disk coupled to the master interface. The slave interface of the slave interfaces 104 having the physical peripheral disk coupled thereon, may generate an acknowledgement signal and provide the acknowledgement signal to the processing unit 116. Specifically, the acknowledgement signal may represent reception of the data and / or files at the physical peripheral disk coupled to the slave interface. The processing unit 116 may be further configured to transmit the acknowledgement signal to the master interface of the master interfaces 106 to which the data and / or files are to be transferred based on the mode configured by the user by way of the user interface 102.

[0039] FIG. 2 illustrates a flowchart of a method 200 for organizing files, according to an aspect of the present disclosure. The method 200 may include following steps for organizing files by way of the system 100: -

[0040] At step 202, the system 100 may be configured to enable a user to configure a mode of a plurality of modes. Specifically, the system 100, by way of the host interface 102 may be configured to enable the user to configure the mode of the plurality of modes. The user interface 102 may include an input interface for receiving inputs from a user. At step 204, the system 100 may be configured to generate an initialization signal based on the mode of the plurality of modes. Specifically, the system 100, by way of the host interface 102 may be configured to generate the initialization signal based on the mode of the plurality of modes. Specifically, the input interface may be configured to facilitate a user to configure an operating state of one or more elements of the hardware file system 108 by generating the initialization signal based on a mode of a plurality of modes that may be configured through the user interface 102. The initialization signal may be generated based on one or more commands provided by the user. For example, the one or more commands may include one of, a mode select command, a slave select command, a master select command, and a restrict command. Embodiments of the present disclosure are intended to include and / or otherwise cover any type of command, without deviating from the scope of the present disclosure. The mode select command may facilitate the user to select the mode from the plurality of modes such that the system 100 operates based on the mode selected by the user. The slave select command may facilitate the user to select the slave interface from the slave interfaces 104 such that the system 100 facilitates to execute one or more functionalities of the slave interface that may be selected by the user. The master select command may facilitate the user to select the master interface from the master interfaces 106 such that the system 100 facilitates to execute one or more functionalities of the master interface that may be selected by the user. The restrict command may facilitate the user to restrict maximum usable memory. Further, the user interface 102 may be configured to provide the initialization signal to the hardware file system 108. The initialization signal may include information selected from one of, a file system associated with the files, a mode of the plurality of modes that may be configured by the user through the user interface 102, or a combination thereof. Specifically, the initialization signal may include mode selection information provided by the user to configure a mode of the plurality of modes for the system 100 and to configure the operating states of the one or more elements of the hardware file system 108. The initialization circuitry 110 may be activated upon generation of the initialization signal. Specifically, the initialization circuitry 110 may be configured to receive the initialization signal from the host interface 102 such that the initialization circuitry 110 activates upon receipt of the initialization signal.

[0041] At step 206, the system 100 may be configured to identity a mode of the plurality of modes upon activation of the initialization circuitry 110. Specifically, the system 100, by way of the initialization circuitry 110, may be configured to identify the mode of the plurality of modes upon activation of the initialization circuitry 110. Further, the initialization circuitry 110 may be configured to identify a type of the file system used by the Physical Peripheral Disk connected to the master interface of the master interfaces 106. Specifically, the identification of the file system may facilitate the one or more elements of the hardware file system 108 such as, the memory controllers 112, the interface controllers 114, and the processing unit 116 to process the data efficiently. At step 208, the system 100 may be configured to generate an activation signal upon activation of the initialization circuitry 110. Specifically, the system 100, by way of the initialization circuitry 110, may be configured to generate the activation signal upon activation of the initialization circuitry 110. The initialization circuitry 110 may be configured to enable and / or activate one or more elements of the hardware file system 108 upon generation of the activation signal. Specifically, the initialization circuitry 110 may be configured to activate one of, (i) one or more memory controllers of the memory controllers 112, (ii) one or more interface controllers of the interface controllers 114, and (iii) the processing unit 116 based on the mode of the plurality of modes configured by the user through the host interface 102. Specifically, the initialization circuitry 110 may be configured to activate or enable the more elements of the hardware file system 108 based on the mode of the plurality of modes that may keep other elements (remaining elements) of the hardware file system 108 in an idle or a sleep state. Thus, the initialization circuitry 110 may be configured to advantageously save energy of the system 100. For example, the initialization circuitry 110 may be configured to enable and / or activate the first memory controller of the memory controllers 112 and the first interface controller of the interface controllers 114 based on the mode of the plurality of modes configured by the user. In such a scenario, other memory controllers apart from the first memory controller and other interface controllers apart from the first interface controller may exhibit the idle state or the sleep state. Thus, the initialization circuitry 110 may advantageously save energy of the system 100 by activating only concerned elements (i.e., the first interface controller and the first memory controller) of the hardware file system 108.

[0042] At step 210, the system 100 may be configured to control (i) direction of data flow and (ii) amount of data that is transferred between a pair of active interfaces based on the activation signal. Specifically, the system 100, by way of the interface controllers 114, may be configured to control (i) direction of data flow and (ii) amount of data that is transferred between a pair of active interfaces based on the activation signal. Specifically, the interface controllers 114 may be configured to control the direction of data flow and an amount of data to be transferred between a pair of active interfaces (e.g., one or more slave interfaces 106 and one or more master interfaces 108) based on the activation signal. Further, the interface controllers 114 may be configured to manage the data flow in such a way that an acknowledgement signal is generated from a receiver (e.g., a slave interface of the slave interfaces 104) corresponding to data received at the receiver for a sender (e.g., a master interface of the master interfaces 106).

[0043] At step 212, the system 100 may be configured to relay an acknowledgement signal generated by a slave interface of one or more slave interfaces 104 to a master interface of one or more master interfaces 106. Specifically, the system 100, by way of the processing unit 116, may be configured to relay an acknowledgement signal generated by a slave interface of one or more slave interfaces 104 to a master interface of one or more master interfaces 106.

[0044] Thus, the system 100 and the method 200 may advantageously facilitate to control the data flow and amount of the data that is to be transferred. The system 100 and the method 200 does not require any kind of algorithm or program code or software to enable controlling one or more operations associated with the data. Therefore, the system 100 and the method 200 may advantageously eliminates the risk of manipulating or hacking one or more algorithm or program code or software that may otherwise alter one or more operations associated with the data. In other words, since the system 100 and the method 200 does not require any algorithm therefore there is no chance of hacking the algorithm that could otherwise affect or alter direction of the data flow and amount of data that is to be transferred. The system 100 may be completely designed in gate level hardware logic with no software involvement and still advantageously maintains all the features and checkpoints any standard software file system possess. The system 100 even after being designed as hardware, there is no involvement of any microprocessor or micro-controller to handle or control the data flow and amount of the data that is to be transferred. This makes the system 100 a secure file organizing system.

[0045] The foregoing discussion of the present disclosure has been presented for purposes of illustration and description. It is not intended to limit the present disclosure to the form or forms disclosed herein. In the foregoing Detailed Description, for example, various features of the present disclosure are grouped together in one or more aspects, configurations, or aspects for the purpose of streamlining the disclosure. The features of the aspects, configurations, or aspects may be combined in alternate aspects, configurations, or aspects other than those discussed above. This method of disclosure is not to be interpreted as reflecting an intention the present disclosure requires more features than are expressly recited in each claim. Rather, as the following claims reflect, inventive aspects lie in less than all features of a single foregoing disclosed aspect, configuration, or aspect. Thus, the following claims are hereby incorporated into this Detailed Description, with each claim standing on its own as a separate aspect of the present disclosure. Moreover, though the description of the present disclosure has included description of one or more aspects, configurations, or aspects and certain variations and modifications, other variations, combinations, and modifications are within the scope of the present disclosure, e.g., as may be within the skill and knowledge of those in the art, after understanding the present disclosure. It is intended to obtain rights which include alternative aspects, configurations, or aspects to the extent permitted, including alternate, interchangeable and / or equivalent structures, functions, ranges or steps to those claimed, whether or not such alternate, interchangeable and / or equivalent structures, functions, ranges or steps are disclosed herein, and without intending to publicly dedicate any patentable subject matter.

[0046] As one skilled in the art will appreciate, the system 100 includes a number of functional blocks in the form of a number of units and / or engines. The functionality of each unit and / or engine goes beyond merely finding one or more computer algorithms to carry out one or more procedures and / or methods in the form of a predefined sequential manner, rather each engine explores adding up and / or obtaining one or more objectives contributing to an overall functionality of the system 100. Each unit and / or engine may not be limited to an algorithmic and / or coded form, rather may be implemented by way of one or more hardware elements operating together to achieve one or more objectives contributing to the overall functionality of the system 100. Further, as it will be readily apparent to those skilled in the art, all the steps, methods and / or procedures of the system 100 are generic and procedural in nature and are not specific and sequential.

[0047] Certain terms are used throughout the following description and claims to refer to particular features or components. As one skilled in the art will appreciate, different person may refer to the same feature or component by different names. This document does not intend to distinguish between components or features that differ in name but not structure or function. While various aspects of the present disclosure have been illustrated and described, it will be clear that the present disclosure is not limited to these aspects only. Numerous modifications, changes, variations, substitutions, and equivalents will be apparent to those skilled in the art, without departing from the spirit and scope of the present disclosure, as described in the claims.

Claims

We Claims:

1. A hardware file system (108) comprising: an initialization circuitry (110) configured to generate an initialization signal based on a mode of a plurality of modes configured through a host interface (102); a processing unit (116) that is coupled to the initialization circuitry (110), and configured to execute one or more operations associated with the one or more slave and master interfaces (106) based on the initialization signal, wherein the processing unit (116) is configured to relay an acknowledgement signal generated by a slave interface of the one or more slave interfaces (104) to a master interface of the one or more master interfaces (106), wherein the acknowledgement signal represents a reception of a data packet at the slave interface from the master interface.

2. The hardware file system (108) as claimed in claim 1, wherein the mode represents a slave interface of the one or more slave interfaces (104) employed for an upcoming operation and a master interface of the one or more master interfaces (106) employed for an upcoming operation.

3. The hardware file system (108) as claimed in claim 1, further comprising one or more memory controllers (112) that is coupled to the processing unit (116), and configured to manage storage and retrieval of the data packet from one or more memories associated with the hardware file system (100).

4. The hardware file system (108) as claimed in claim 1, wherein the initialization signal comprising information selected from one of, a file system associated with the files, a mode of the plurality of modes configured by the user, or a combination thereof.

5. The system (108) as claimed in claim 1, wherein the initialization circuitry (110) is configured to activate, based on the mode of the plurality of modes configured at the host interface (102), the one or more interface controllers (112), the one or more memory controllers (114), and the processing unit (116).

6. The hardware file system (108) as claimed in claim 1, wherein the initialization circuitry (110) is configured to activate, based on the mode of the plurality of modes configured at the host interface (102), the one or more interface controllers (112), the one or more memory controllers (114), and the processing unit (116) in a predefined sequence.

7. A system (100) comprising: a host interface (102) configured to enable a user to configure a mode of a plurality of modes; one or more slave interfaces (104); one or more master interfaces (106); and a hardware file system (108) coupled to the host interface (102) and the one or more slave and master interfaces (104, 106), the hardware file system (100) comprising: an initialization circuitry (110) configured to generate an initialization signal based on the mode of the plurality of modes configured through the host interface (102), a processing unit (116) that is coupled to the initialization circuitry (110), and configured to execute one or more operations associated with the one or more slave and master interfaces (104, 106) based on the initialization signal, wherein the processing unit (116) is configured to relay an acknowledgement signal generated by a slave interface of the one or more slave interfaces (104) to a master interface of the one or more master interfaces (106), wherein the acknowledgement signal represents a reception of a data packet at the slaveinterface of the one or more slave interfaces (104) from the master interface of the one or more master interfaces (106).

8. The system (100) as claimed in claim 7, wherein the initialization signal comprising information selected from one of, a file system associated with the files, a mode of the plurality of modes configured by the user, or a combination thereof.

9. A method (200) for organizing files comprising: enabling (202), by way of a host interface (102), a user to configure a mode of a plurality of modes; generating (204), by way of the host interface (102), an initialization signal based on the mode of the plurality of modes such that an initialization circuitry (110) is activated upon generation of the initialization signal; identifying (206), by way of an initialization circuitry (110), a mode of the plurality of modes upon activation of the initialization circuitry (110); generating (208), by way of the initialization circuitry (110), an activation signal upon activation of the initialization circuitry (110) such that based on the activation signal the initialization circuitry (110) activates one of, (i) one or more memory controllers of a plurality of memory controllers (112), (ii) one or more interface controllers of a plurality of interface controllers (114), and (iii) a processing unit (116); and controlling (210), by way of a plurality of interface controllers (114), (i) direction of data flow and (ii) amount of data that is transferred between a pair of active interfaces based on the activation signal.

10. The method (200) as claimed in claim 1, further comprising relaying (212), by way of the processing unit (116), an acknowledgement signal generated by a slave interface of one or more slave interfaces (104) to a master interface of one or more master interfaces (106).

Citation Information

Patent Citations

  • Data transfer device and data transfer system

    US20070233921A1

  • System for transferring information and method thereof

    US20090077303A1