Communication method of optical chip high-precision voltage source matrix and MCU control loop

Through I2C extension management, SPI data transmission and fractional Kalman filtering error compensation combined with jellyfish search optimization algorithm, the problems of voltage output accuracy, control channel number and noise interference in optical chip drive system are solved, and high-precision and stable voltage control of optical chips in complex environments are realized, and the reliability and efficiency of optical computing and optical communication are optimized.

CN120277019AInactive Publication Date: 2025-07-08BEIJING CORE TECHNOLOGY CO LTD
View PDF 0 Cites 2 Cited by

Patent Information

Application Number
CN202510336174.3
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Filing Date
2025-03-21
Publication Date
2025-07-08
Estimated Expiration
Not applicable · inactive patent

AI Technical Summary

Technical Problem

The existing optical chip drive systems have problems such as limited voltage output accuracy, limited number of control channels, low efficiency of chip selection control and data communication, and noise interference affecting system stability, which is difficult to meet the high accuracy and stability requirements of optical computing and optical communication.

Method used

I2C extended management, SPI data transmission, fractional Kalman filter error compensation methods are adopted, combined with jellyfish search optimization algorithm and dynamic chip selection signal management, multiple DAC8568 chips are controlled through the MCU to realize stable communication of the voltage source matrix, and combined with temperature compensation and adaptive weight adjustment to optimize anti-interference ability.

Benefits of technology

It realizes high-precision voltage control of optical chips in complex environments, dynamically adapts to load changes, optimizes voltage equalization and anti-interference capabilities, and ensures the reliability and efficiency of optical computing and optical communication tasks.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN120277019A_ABST
    Figure CN120277019A_ABST
Patent Text Reader

Abstract

The invention discloses a communication method for an optical chip high-precision voltage source matrix and an MCU control loop. The communication method comprises the following steps that S1, an MCU module establishes communication connection with an I2C expander through an I2C bus; s2, the MCU sends a chip selection control instruction to the I2C expander, and a plurality of chip selection signals are activated; s3, the MCU sends voltage setting data through the SPI bus; s4, converting the digital signal into an analog voltage signal by adopting an error compensation algorithm based on fractional order Kalman filtering; s5, optimizing the voltage balance based on a jellyfish search optimization algorithm; s6, adjusting the internal working state of the optical chip, and feeding back the running state information to the MCU module; s7, dynamically adjusting a chip selection signal of the I2C expander by the MCU module; and S8, the MCU module monitors abnormal signal interference possibly occurring in the communication process of the I2C and the SPI in real time. According to the invention, a digital-to-analog conversion technology, a communication interface technology and a communication error monitoring and correction technology are combined, so that communication between the high-precision voltage source matrix and the MCU control loop is realized.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The present invention relates to the field of geographic information technology, and particularly to a communication method between a high-precision voltage source matrix of an optical chip and an MCU control loop. Background Art

[0002] With the rapid development of optical computing and optical communication technologies, optical chips have become the core components of a new generation of high-performance computing and high-speed data transmission systems. Optical chips achieve data processing capabilities through key technologies such as optical signal modulation, optical waveguide transmission, and optoelectronic conversion. However, the working stability and computing accuracy of optical chips largely depend on the accuracy and stability of their driving voltages. Generally, multiple working nodes of an optical chip require different precise working voltages to ensure the normal operation of optical computing or optical communication tasks. Since the computing and communication processes of optical chips involve precision optoelectronic devices, even a tiny voltage fluctuation may cause optical signal distortion, increased bit error rate, and even affect the overall system performance. Therefore, how to provide a stable voltage input for optical chips has become an important technical challenge in the development of optical computing and optical communication technologies.

[0003] Currently, common optical chip driving systems mainly use digital-to-analog converters to provide precise analog voltage sources and use microcontroller units to regulate voltages. These systems usually control DAC chips through standard communication protocols such as I2C and SPI to achieve voltage setting. However, in the prior art, the optical chip driving voltage source system mainly has the following defects. First, the voltage output accuracy is limited. Although existing DAC chips can provide digital-to-analog conversion, in the application scenario of a large-scale optical chip array, due to problems such as temperature drift, voltage noise, and error accumulation, the output voltage accuracy is difficult to meet the strict requirements of optical chips for voltage changes. In addition, traditional error compensation methods are usually based on linear correction and cannot effectively handle non-linear errors, resulting in error accumulation between the voltage setting value and the actual output value.

[0004] Second, the number of control channels is limited. The number of output channels of a single DAC chip is limited. For example, the common DAC8568 chip supports a maximum of only 8 voltage output channels, while an optical chip usually contains multiple independent working nodes and may require hundreds of precise voltage inputs. In traditional methods, the output channels are usually expanded by cascading multiple DAC chips, but this method will increase the system complexity, and it is difficult to ensure the synchronization and consistency between different DAC chips. In addition, in the application scenario of a large-scale optical chip array, when multiple DAC chips work simultaneously, they are easily affected by signal crosstalk and noise, thereby reducing the overall voltage stability of the system.

[0005] In addition, chip select control and data communication are inefficient. In existing DAC control methods, the MCU usually manually or software-controls the chip select signal through an I2C expander to select a specific DAC chip for data transmission. However, the data transmission rate of the I2C bus is limited. In the scenario of large-scale DAC matrix control, the management and switching efficiency of the chip select signal are low, resulting in problems such as delays and even data conflicts during the data transmission process. In addition, when the MCU needs to sequentially send voltage setting data to multiple DAC chips, the overall data update efficiency may still be affected by the switching speed of the chip select signal, thereby reducing the real-time performance of the system and unable to meet the requirements of optical computing and optical communication operations.

[0006] Finally, noise interference affects system stability. In the voltage source system, small perturbations of the voltage signal may directly affect the normal operation of the optical chip, and the I2C and SPI buses are vulnerable to external noise interference in a complex electromagnetic environment, resulting in data transmission errors. In addition, due to the inevitable quantization noise and parasitic errors in the DAC chip during the digital-to-analog conversion process, these errors may further accumulate during the system operation, causing the final output voltage to deviate from the set value. Traditional filtering and compensation methods usually have difficulty in simultaneously considering voltage control and dynamic response. Especially in the case of temperature changes or complex electromagnetic environments, the error suppression ability of existing technologies still has large limitations.

[0007] Therefore, how to provide a communication method between a high-precision voltage source matrix of an optical chip and an MCU control loop is an urgent problem to be solved by those skilled in the art. Summary of the Invention

[0008] An object of the present invention is to propose a communication method between a high-precision voltage source matrix of an optical chip and an MCU control loop. The present invention combines digital-to-analog conversion technology, communication interface technology, and communication error monitoring and correction technology. Through I2C expansion management, SPI data transmission, and fractional-order Kalman filter error compensation methods, stable communication between the voltage source matrix and the MCU control loop is ensured. The system uses the jellyfish search optimization algorithm to achieve multi-channel voltage balance, and combines dynamic chip select signal management to optimize the chip select efficiency and data update rate of the DAC. Through adaptive redundant coding and non-linear error correction strategies, the anti-interference ability is optimized. The system further combines temperature compensation and adaptive weight adjustment strategies to make the voltage output still meet the strict requirements of the optical chip for high-stability voltage input in a complex environment, with real-time optimization, adaptive adjustment, and high robustness, ensuring the reliability and efficiency of optical computing and optical communication tasks.

[0009] A communication method between a high-precision voltage source matrix of an optical chip and an MCU control loop according to an embodiment of the present invention includes the following steps:

[0010] S1. The MCU module establishes a communication connection with the I2C expander through the I2C bus, initializes the I2C expander, and sets the chip select signal control mode of multiple digital-to-analog converters;

[0011] S2. The MCU module sends a chip select control instruction to the I2C expander to cause the I2C expander to sequentially activate the chip select signals of multiple DAC8568 chips;

[0012] S3. Under the control of the chip select signal output by the I2C expander, the MCU module sends voltage setting data to the selected DAC8568 chip through the SPI bus;

[0013] S4. The selected DAC8568 chip converts the digital signal of the target output channel into an analog voltage signal according to the received voltage setting data by using an error compensation algorithm based on fractional-order Kalman filtering, and outputs it to the corresponding channel of the voltage source matrix;

[0014] S5. The voltage source matrix is composed of voltage signals output by multiple DAC8568 chips. Multiple output channels of the voltage source matrix are respectively connected to different working nodes of the optical chip. The voltage balance is optimized based on the jellyfish search optimization algorithm to provide an accurate working voltage for the optical chip;

[0015] S6. The optical chip adjusts its internal working state according to the voltage signal provided by the voltage source matrix and feeds back the operating state information to the MCU module;

[0016] S7. Based on the operating state information fed back by the optical chip, the MCU module dynamically adjusts the chip select signal of the I2C expander and updates the target output channel voltage of the DAC8568 chip through the SPI bus;

[0017] S8. The MCU module monitors the I2C and SPI communication states in real time, detects possible abnormal signal interferences during the communication process, and corrects the voltage setting data based on the error checking mechanism.

[0018] Optionally, the S2 specifically includes:

[0019] S21. The MCU module sends an initialization instruction to the I2C expander through the I2C bus, sets the address of the I2C expander, and configures the GPIO output mode so that the GPIO port is used to control the chip select signals of multiple DAC8568 chips;

[0020] S22. The MCU module generates a chip select control signal, and the chip select control signal is sent to the I2C expander according to the set timing sequence, so that the GPIO port of the I2C expander outputs levels one by one to sequentially activate the chip select signals of multiple DAC8568 chips:

[0021]

[0022] Among them, CS DAC (t) is the chip select control signal, u(t) is the unit step function, N is the total number of DAC8568 chips, and t n is the start time of the nth chip select signal, and t n+1 is the start time of the next chip select signal, ensuring no overlapping interference between adjacent chip select signals. V H is the level output by the GPIO port;

[0023] S23. After receiving the chip select control signal from the MCU module, the I2C expander makes the level state output by the GPIO port satisfy: only the chip select signal of one DAC8568 chip is in the effective state at a time according to the set control strategy;

[0024] S24. Under the control of the chip select signal output by the I2C expander, the MCU module records the currently activated DAC8568 chip and sends control instructions to the selected DAC8568 chip through the SPI bus. The control instructions include the target output channel number, the set voltage value, and the data transmission verification information;

[0025] S25. The MCU module confirms the switching state of the chip select signal according to the feedback information of the I2C expander and ensures that the currently selected DAC8568 chip correctly receives the data transmitted through the SPI bus:

[0026]

[0027] Among them, P error is the chip select signal switching error probability, exp is the exponential function, k is the index of the sampling moment, M is the total number of sampling moments, CS DAC t k ) is the actual chip select signal, and CS exp (t k is the expected chip select signal, is the variance of the signal noise interference, and α k is the dynamic timing deviation factor of the kth bit;

[0028] S26. After the chip select signals of all DAC8568 chips are activated in sequence, the MCU module monitors the state of the I2C expander through the polling or interrupt mechanism to ensure the correct switching order of the chip select signals and optimize the switching rate of the chip select signals.

[0029] Optionally, the specific content of S3 includes:

[0030] S31. Under the control of the I2C extender chip select signal, the MCU module determines the currently selected DAC8568 chip and sends voltage setting data to the selected DAC8568 chip via the SPI bus. The voltage setting data includes the target output channel number, the set voltage value, and data transmission verification information;

[0031] S32. The MCU module constructs an SPI communication data frame and performs data transmission according to the SPI bus timing requirements, ensuring that the data is sequentially transmitted to the input register of the DAC8568 chip, and triggering the data latch mechanism of the DAC8568 chip after the data transmission is completed to make the set voltage value effective;

[0032] S33. The MCU module sends a data frame to the selected DAC8568 chip via the SPI bus, and the data transmission satisfies the following optimization constraints:

[0033]

[0034] Among them, T SPI is the SPI data transmission delay, k is the index of the sampling moment, N bits is the number of valid data bits, N overhead is the number of additional overhead bits, N is the total number of DAC8568 chips, f SPI is the SPI communication rate, f clk is the SPI clock frequency, α k is the dynamic timing deviation factor of the kth bit, P error is the chip select signal switching error probability, and λ is the error compensation factor;

[0035] S34. The voltage setting data sent by the SPI bus is transmitted in serial data form. After being parsed by the selected DAC8568 chip, digital-to-analog conversion is performed:

[0036]

[0037] Among them, V out is the analog output voltage of the DAC8568 chip, V ref is the reference voltage, V set is the target voltage value, S SPI(Vset is the digital voltage setting value corresponding to the received SPI data stream, N DAC is the DAC resolution bit number, β noise is the noise influence factor during transmission, γ temp is the temperature drift correction coefficient, and η is the error correction coefficient;

[0038] S35. The MCU module monitors the SPI communication status signal, detects whether the data transmission is successful, and performs data consistency verification based on the feedback information to ensure that the data transmission accuracy meets the stability requirements of the voltage source matrix;

[0039] S36. After the data consistency verification passes, the MCU module updates the set status of the current DAC8568 chip and enters the next voltage signal output control process.

[0040] Optionally, the S4 specifically includes:

[0041] S41. The selected DAC8568 chip receives and parses the voltage setting data transmitted by the MCU module through the SPI bus, extracts the target output channel number and the set voltage value, and stores them in the input register;

[0042] S42. The DAC8568 chip latches the set voltage value in the input register and converts the set voltage value into a digital input signal according to the internal digital-to-analog conversion logic;

[0043] S43. Based on the fractional-order Kalman filter for error estimation, establish an error state equation, and calculate the error compensation amount to correct the set voltage:

[0044]

[0045] where, ΔV corr is the error compensation amount, G t is the fractional-order Kalman gain, is the actual output voltage of the DAC at the previous moment, V cmd is the set voltage, ρ is the error convergence factor, ξ is the control error nonlinear weight, ζ is the temperature-related compensation factor, θ is the temperature drift suppression coefficient, T amb is the current ambient temperature;

[0046] S44. Correct the DAC input register value according to the calculated error compensation amount and perform digital-to-analog conversion to generate the final analog output voltage:

[0047]

[0048] where, V final is the final analog output voltage, V ref is the reference voltage, D dig is the corrected digital input value, N bits is the number of effective data bits, ω is the historical weight compensation factor, M is the total number of sampling times, is the dynamically adjusted weight, k is the index of the sampling time, is the output voltage at the past k moments, η is the error correction coefficient, and σ is the error smoothing parameter;

[0049] S45. The DAC8568 chip transmits the converted analog voltage signal to the target channel of the voltage source matrix through the corresponding output channel and applies buffering at the output end;

[0050] S46. The MCU module detects whether the data transmission is successful based on the SPI communication status monitoring signal and performs data consistency verification based on the feedback information;

[0051] S47. After the data consistency verification passes, the MCU module updates the set status of the current DAC8568 chip.

[0052] Optionally, the S5 specifically includes:

[0053] S51. Establish a voltage balance optimization model based on the jellyfish search optimization algorithm, initialize the jellyfish population, where each jellyfish individual represents a voltage distribution scheme, and set the initial voltages of multiple output channels of the voltage source matrix;

[0054] S52. Set the voltage balance optimization goal, with the optimization goal of optimizing the voltage deviation between channels to make the voltages of all output channels tend to be balanced;

[0055] S53. Use the jellyfish search optimization algorithm to optimize the voltage balance, globally optimize and adjust the voltages of all channels, and calculate the voltage optimization weight based on the jellyfish foraging attraction, and select the voltage adjustment path in an adaptive manner. The calculation formula is as follows:

[0056]

[0057] Among them, is the best voltage adjustment path, is the voltage adjustment scheme of the jellyfish individual in the a-th round of optimization, a is the optimization iteration round of the jellyfish search optimization algorithm, is the current global optimization voltage scheme, s1 is the random diffusion factor, τ is the dynamic adjustment factor, U ο is the current channel voltage, g represents the DAC output channel index, U mean is the average voltage of all channels, N1 is the total number of DAC output channels, is the final corrected analog voltage, is the voltage feedback correction factor, ο is the channel number;

[0058] S54. According to the optimization results, adjust the voltages of multiple output channels of the voltage source matrix and calculate the accurate working voltage finally provided to the optical chip:

[0059]

[0060] Among them, U chip is the precise working voltage, R is the number of working nodes of the optical chip, Q ο is the dynamic weight coefficient of each channel, is the voltage value of the ο-th channel after optimization, ψ is the error correction factor, υ is the voltage stability adjustment parameter, tanh(·) is the smoothing error correction, ΔU total is the voltage deviation of the optimized channel, and ο is the channel number;

[0061] S55. The MCU module monitors the voltage adjustment process, analyzes the optimized voltage distribution scheme, calculates the error compensation amount, and updates the target voltage value of the DAC output channel according to the optimized voltage scheme;

[0062] S56. After the voltage equalization optimization is completed, the voltages of each channel output by the voltage source matrix are locked and enter the stable working state, ensuring that the optical chip receives the precise working voltage at each working node to maintain the stable operation of the optical computing or optical communication task.

[0063] Optionally, the S6 specifically includes:

[0064] S61. The optical chip receives the voltage signal provided by the voltage source matrix and samples the input voltages of each working node to obtain the voltage status information at the current moment;

[0065] S62. Calculate the voltage deviation of each working node:

[0066]

[0067] Among them, is the input voltage of the ο-th working node, ο is the channel number, is the reference voltage value under the normal working state of the optical chip, Λ is the non-linear adjustment factor, is the non-linear weight for controlling the error, Υ is the environmental compensation factor, θ is the temperature drift suppression coefficient, T amb is the current ambient temperature;

[0068] S63. Adopt the adaptive weight adjustment strategy to calculate the overall voltage stability index of the optical chip:

[0069]

[0070] Among them, S volt is the overall voltage stability index of the optical chip, R is the number of working nodes of the optical chip, W ο is the dynamically adjusted weight coefficient, η is the error correction coefficient, and σ is the error smoothing parameter;

[0071] S64. Adjust the voltage compensation strategy based on the voltage stability index to ensure that the voltage stability of the optical chip meets the operating requirements;

[0072] S65. The optical chip adjusts its internal working state according to the compensated input voltage, optimizes the working parameters of the optical computing or optical communication module, and ensures the voltage adaptability in different working modes;

[0073] S66. The optical chip feeds back the information on the operating state after voltage adjustment, including voltage deviation and voltage stability index, to the MCU module for the MCU module to make dynamic adjustments;

[0074] S67. The optical chip enters the stable operating state, executes optical computing or optical communication tasks under the condition of meeting the voltage balance requirement, and continuously monitors the input voltage state.

[0075] Optionally, the specific steps of S7 are as follows:

[0076] S71. The MCU module receives the operating state information fed back by the optical chip, including the voltage deviation and voltage stability index of each working node, and analyzes the data to determine whether it is necessary to adjust the voltage setting value;

[0077] S72. Calculate the corrected voltage of the target output channel based on the voltage deviation:

[0078]

[0079] Where, is the corrected voltage of the target output channel, is the currently set output voltage of the ο-th channel, is the time weighting factor, w t is the weight of the t-th round of adjustment, T1 is the number of historical adjustments, Ξ is the stability correction coefficient, σ is the error smoothing parameter, and ο is the channel number;

[0080] S73. Generate an SPI bus data packet based on the calculated corrected voltage and send an update instruction to the corresponding DAC8568 chip to adjust the set voltage of the target output channel to;

[0081] S74. The DAC8568 chip receives the adjustment instruction from the MCU module, updates the set voltage, and compensates the dynamic response of the set value by using a fractional-order filtering mechanism;

[0082] S75. The MCU module periodically monitors the updated DAC output voltage, calculates the voltage adjustment error, and determines whether the current adjustment meets the working requirements of the optical chip. If the error exceeds the preset threshold, repeat steps S72 to S75 for secondary voltage optimization;

[0083] S76. When the adjusted voltage meets the requirements of the optical chip, the MCU module stores the finally set output voltage state in the voltage source matrix control parameter table and enters the stable operation mode.

[0084] Optionally, the S8 specifically includes:

[0085] S81. The MCU module monitors the communication status of the I2C bus and the SPI bus in real time, collects the abnormal signals that occur during the data transmission process, and records the communication error at the current moment;

[0086] S82. Define a communication error evaluation function, comprehensively consider the packet loss rate, signal interference intensity, and data transmission delay, and perform dynamic adjustment in combination with the voltage correction amount:

[0087]

[0088] where S comm is the error evaluation function, is the communication error at the current moment, M is the total number of sampling moments, ο is the channel number, w m is the dynamic weight factor, R is the number of working nodes of the optical chip, Λ is the nonlinear adjustment factor, ξ is the nonlinear weight of the control error, is the weight of the voltage correction influence, is the corrected voltage of the target output channel, is the currently set output voltage of the ο-th channel, ζ is the temperature-related compensation factor, θ is the temperature drift suppression coefficient, T amb is the current ambient temperature;

[0089] S83. Based on the communication error evaluation function, judge the current communication status. If it exceeds the set threshold, execute the error check mechanism to correct the abnormality in the data transmission process;

[0090] S84. Adopt an adaptive redundancy coding strategy to correct the error data and generate a new data packet:

[0091]

[0092] where D orig is the original data, HE comm , S comm is the redundancy correction data calculated based on the communication error and the error evaluation function, represents the bit-level exclusive OR operation;

[0093] S85. Resend the corrected data packet to the DAC8568 chip through the SPI bus to ensure the integrity of the voltage setting data;

[0094] S86. The MCU module detects and corrects the integrity of the communication data after correction. If the data transmission error still does not meet the set standard, repeat steps S82 to S85 until the communication error converges within an acceptable range;

[0095] S87. After the communication is stable, the MCU module updates the I2C and SPI communication logs, stores the latest data transmission status, and enters the normal operation mode, and the voltage source matrix maintains a stable output.

[0096] The beneficial effects of the present invention are:

[0097] By optimizing the communication method between the optical chip voltage source matrix and the MCU control loop, the present invention realizes voltage control in complex electromagnetic environments and multi-channel precise control scenarios. Compared with the prior art, the present invention manages the chip select signals of multiple DAC8568 chips through the MCU to control the I2C expander, avoiding the data transmission bottleneck caused by the chip select switching delay in the traditional method and optimizing the response speed of the large-scale DAC matrix. The SPI bus is used for data transmission, combined with fractional-order Kalman filtering for error compensation, enabling the system to effectively suppress non-linear errors, temperature drift, and signal noise during digital-to-analog conversion, thereby ensuring voltage output and meeting the strict requirements of the optical chip for voltage changes.

[0098] The application of the jellyfish search optimization algorithm of the present invention in the voltage source matrix balance control enables multiple DAC output channels to achieve dynamic voltage balance, ensuring that each working node of the optical chip obtains a stable working voltage. Compared with the traditional static voltage distribution method, the optimized voltage balance strategy can dynamically adapt to load changes and optimize the overall operation of the optical chip. At the same time, through the operation state information fed back by the optical chip, the present invention uses an adaptive error compensation mechanism to correct the target voltage in real time, enabling the system to have good dynamic adjustment capabilities.

[0099] In addition, by real-time monitoring the communication status of the I2C and SPI buses, defining a communication error evaluation function, and combining with adaptive redundant coding technology, the present invention detects and corrects possible anomalies during the data transmission process. Adopting an intelligent data correction strategy based on error information to optimize the voltage setting deviation caused by communication errors. Combining with an environmental temperature compensation mechanism enables the system to maintain voltage output under different temperature conditions, avoiding the problem of system error accumulation caused by temperature changes and optimizing the long-term stability and anti-interference ability of the voltage source matrix.

[0100] In summary, by optimizing the communication method, voltage setting accuracy, voltage balance, and communication anti-interference ability, the optical chip voltage source matrix of the present invention enables the system to not only provide accurate and stable operating voltages in large-scale optical computing and optical communication tasks, but also maintain long-term reliable operation in complex environments, providing a voltage control solution for optical chip applications. BRIEF DESCRIPTION OF THE DRAWINGS

[0101] The accompanying drawings are used to provide a further understanding of the present invention, and constitute a part of the specification. Together with the embodiments of the present invention, they are used to explain the present invention, but do not constitute a limitation to the present invention. In the drawings:

[0102] Figure 1 is a flowchart of a communication method between a high-precision voltage source matrix of an optical chip and an MCU control circuit proposed by the present invention;

[0103] Figure 2 is a schematic diagram of a communication method between a high-precision voltage source matrix of an optical chip and an MCU control circuit proposed by the present invention;

[0104] Figure 3 is a data flow diagram of a communication method between a high-precision voltage source matrix of an optical chip and an MCU control circuit proposed by the present invention. DETAILED DESCRIPTION OF THE EMBODIMENTS

[0105] Now, the present invention will be further described in detail with reference to the accompanying drawings. These drawings are all simplified schematic diagrams, only showing the basic structure of the present invention in a schematic manner, so they only show the components related to the present invention.

[0106] Reference Figures 1 - 3 , a communication method between a high-precision voltage source matrix of an optical chip and an MCU control circuit, includes the following steps:

[0107] S1. The MCU module establishes a communication connection with the I2C extender through the I2C bus, initializes the I2C extender, and sets the chip select signal control mode of multiple digital-to-analog converters;

[0108] S2. The MCU module sends a chip select control instruction to the I2C extender to enable the I2C extender to sequentially activate the chip select signals of multiple DAC8568 chips;

[0109] S3. Under the control of the chip select signal output by the I2C extender, the MCU module sends voltage setting data to the selected DAC8568 chip through the SPI bus;

[0110] S4. The selected DAC8568 chip converts the digital signal of the target output channel into an analog voltage signal according to the received voltage setting data by using an error compensation algorithm based on fractional-order Kalman filtering, and outputs it to the corresponding channel of the voltage source matrix;

[0111] S5. The voltage source matrix is composed of voltage signals output by multiple DAC8568 chips. Multiple output channels of the voltage source matrix are respectively connected to different working nodes of the optical chip. The voltage balance is optimized based on the jellyfish search optimization algorithm to provide an accurate working voltage for the optical chip;

[0112] S6. The optical chip adjusts its internal working state according to the voltage signal provided by the voltage source matrix, and feeds back the operation state information to the MCU module;

[0113] S7. The MCU module dynamically adjusts the chip select signal of the I2C expander based on the operation state information fed back by the optical chip, and updates the voltage of the target output channel of the DAC8568 chip through the SPI bus;

[0114] S8. The MCU module monitors the I2C and SPI communication states in real time, detects possible abnormal signal interferences during the communication process, and corrects the voltage setting data based on the error checking mechanism.

[0115] In this embodiment, the S2 specifically includes:

[0116] S21. The MCU module sends an initialization instruction to the I2C expander through the I2C bus, sets the address of the I2C expander, and configures the GPIO output mode so that the GPIO port is used to control the chip select signals of multiple DAC8568 chips;

[0117] S22. The MCU module generates a chip select control signal, and the chip select control signal is sent to the I2C expander according to the set timing sequence, so that the GPIO port of the I2C expander outputs levels one by one to sequentially activate the chip select signals of multiple DAC8568 chips:

[0118]

[0119] Among them, CS DAC (t) is the chip select control signal, u(t) is the unit step function, N is the total number of DAC8568 chips, t n is the starting time of the nth chip select signal, t n+1 is the starting time of the next chip select signal, ensuring no overlapping interference between adjacent chip select signals, V H is the level output by the GPIO port;

[0120] S23. After receiving the chip select control signal from the MCU module, the I2C expander makes the level state output by the GPIO port meet the following according to the set control strategy: only one chip select signal of the DAC8568 chip is in the effective state each time;

[0121] S24. Under the control of the chip select signal output by the I2C expander, the MCU module records the currently activated DAC8568 chip and sends control instructions to the selected DAC8568 chip through the SPI bus. The control instructions include the target output channel number, the set voltage value, and the data transmission verification information;

[0122] S25. The MCU module confirms the switching state of the chip select signal according to the feedback information of the I2C expander and ensures that the currently selected DAC8568 chip correctly receives the data transmitted by the SPI bus:

[0123]

[0124] where P error is the chip select signal switching error probability, exp is the exponential function, k is the index of the sampling time, M is the total number of sampling times, CS DAC t k ) is the actual chip select signal, CS exp (t k is the expected chip select signal, is the variance of the signal noise interference, α k is the dynamic timing deviation factor of the kth bit;

[0125] S26. After the chip select signals of all DAC8568 chips are activated in sequence, the MCU module monitors the state of the I2C expander through the polling or interrupt mechanism to ensure the correct switching order of the chip select signals and optimize the switching rate of the chip select signals.

[0126] In this embodiment, the specific steps of S3 are as follows:

[0127] S31. Under the control of the chip select signal of the I2C expander, the MCU module determines the currently selected DAC8568 chip and sends voltage setting data to the selected DAC8568 chip through the SPI bus. The voltage setting data includes the target output channel number, the set voltage value, and the data transmission verification information;

[0128] S32. The MCU module constructs an SPI communication data frame and performs data transmission according to the SPI bus timing requirements to ensure that the data is sequentially transmitted to the input register of the DAC8568 chip, and triggers the data latching mechanism of the DAC8568 chip after the data transmission is completed to make the set voltage value effective;

[0129] S33. The MCU module sends a data frame to the selected DAC8568 chip via the SPI bus, and the data transmission satisfies the following optimization constraints:

[0130]

[0131] Among them, T SPI is the SPI data transmission delay, k is the index of the sampling moment, N bits is the number of valid data bits, N overhead is the number of additional overhead bits, N is the total number of DAC8568 chips, f SPI is the SPI communication rate, f clk is the SPI clock frequency, α k is the dynamic timing deviation factor of the k-th bit, P error is the chip select signal switching error probability, and λ is the error compensation factor;

[0132] S34. The voltage setting data sent by the SPI bus is transmitted in serial data form. After being parsed by the selected DAC8568 chip, digital-to-analog conversion is performed:

[0133]

[0134] Among them, V out is the analog output voltage of the DAC8568 chip, V ref is the reference voltage, V set is the target voltage value, S SPI(Vset is the digital voltage setting value corresponding to the received SPI data stream, N DAC is the DAC resolution bit number, β noise is the noise influence factor during transmission, γ temp is the temperature drift correction coefficient, and η is the error correction coefficient;

[0135] S35. The MCU module detects whether the data transmission is successful according to the SPI communication status monitoring signal, and performs data consistency verification based on the feedback information to ensure that the data transmission accuracy meets the stability requirements of the voltage source matrix;

[0136] S36. After the data consistency verification passes, the MCU module updates the setting status of the current DAC8568 chip and enters the next voltage signal output control process.

[0137] In this embodiment, the S4 specifically includes:

[0138] S41. The selected DAC8568 chip receives and parses the voltage setting data transmitted by the MCU module via the SPI bus, extracts the target output channel number and the set voltage value, and stores them in the input register;

[0139] S42. The DAC8568 chip latches the set voltage value in the input register and converts the set voltage value into a digital input signal according to the internal digital-to-analog conversion logic;

[0140] S43. Based on the fractional-order Kalman filter for error estimation, establish an error state equation and calculate an error compensation amount to correct the set voltage:

[0141]

[0142] where, ΔV corr is the error compensation amount, G t is the fractional-order Kalman gain, is the actual output voltage of the DAC at the previous moment, V cmd is the set voltage, ρ is the error convergence factor, ξ is the control error nonlinear weight, ζ is the temperature-related compensation factor, θ is the temperature drift suppression coefficient, T amb is the current ambient temperature;

[0143] S44. Correct the DAC input register value according to the calculated error compensation amount and perform digital-to-analog conversion to generate the final analog output voltage:

[0144]

[0145] where, V final is the final analog output voltage, V ref is the reference voltage, D dig is the corrected digital input value, N bits is the number of effective data bits, ω is the historical weight compensation factor, M is the total number of sampling moments, is the dynamically adjusted weight, k is the index of the sampling moment, is the output voltage at the past k moment, η is the error correction coefficient, σ is the error smoothing parameter;

[0146] S45. The DAC8568 chip transmits the converted analog voltage signal to the target channel of the voltage source matrix through the corresponding output channel and applies buffering at the output;

[0147] S46. The MCU module detects whether the data transmission is successful based on the SPI communication status monitoring signal and performs data consistency verification based on the feedback information;

[0148] S47. After the data consistency verification passes, the MCU module updates the set state of the current DAC8568 chip.

[0149] In this embodiment, the specific content of the S5 includes:

[0150] S51. Establish a voltage balance optimization model based on the jellyfish search optimization algorithm, initialize the jellyfish population, where each jellyfish individual represents a voltage distribution scheme, and set the initial voltages of multiple output channels of the voltage source matrix;

[0151] S52. Set the voltage balance optimization goal, with the optimization goal of optimizing the voltage deviation between channels, so that the voltages of all output channels tend to be balanced;

[0152] S53. Use the jellyfish search optimization algorithm to optimize the voltage balance, globally optimize and adjust the voltages of all channels, and calculate the voltage optimization weight based on the jellyfish foraging attraction, and select the voltage adjustment path in an adaptive manner. The calculation formula is as follows:

[0153]

[0154] Among them, is the optimal voltage adjustment path, is the voltage adjustment scheme of the jellyfish individual in the a-th round of optimization, where a is the optimization iteration round of the jellyfish search optimization algorithm, is the current global optimized voltage scheme, s1 is the random diffusion factor, τ is the dynamic adjustment factor, U ο is the current channel voltage, g represents the DAC output channel index, U mean is the average voltage of all channels, N1 is the total number of DAC output channels, is the final corrected analog voltage, is the voltage feedback correction factor, ο is the channel number;

[0155] S54. According to the optimization results, adjust the voltages of multiple output channels of the voltage source matrix, and calculate the precise working voltage finally provided to the optical chip:

[0156]

[0157] Among them, U chip is the precise working voltage, R is the number of working nodes of the optical chip, Q ο is the dynamic weight coefficient of each channel, is the voltage value of the ο-th channel after optimization, ψ is the error correction factor, υ is the voltage stability adjustment parameter, tanh(·) is the smoothing error correction, ΔU total is the voltage deviation of the channel after optimization, ο is the channel number;

[0158] S55. The MCU module monitors the voltage adjustment process, analyzes the optimized voltage distribution scheme, calculates the error compensation amount, and updates the target voltage value of the DAC output channel according to the optimized voltage scheme;

[0159] S56. After the voltage equalization optimization is completed, the voltages of each channel output by the voltage source matrix are locked and enter a stable operating state, ensuring that the optical chip receives accurate operating voltages at each working node to maintain the stable operation of optical computing or optical communication tasks.

[0160] In this embodiment, the specific content of S6 includes:

[0161] S61. The optical chip receives the voltage signals provided by the voltage source matrix and samples the input voltages of each working node to obtain the voltage status information at the current moment;

[0162] S62. Calculate the voltage deviation of each working node:

[0163]

[0164] where, is the input voltage of the ο-th working node, ο is the channel number, is the reference voltage value under the normal operating state of the optical chip, Λ is the non-linear adjustment factor, is the non-linear weight of the control error, Υ is the environmental compensation factor, θ is the temperature drift suppression coefficient, T amb is the current environmental temperature;

[0165] S63. Adopt an adaptive weight adjustment strategy to calculate the overall voltage stability index of the optical chip:

[0166]

[0167] where, S volt is the overall voltage stability index of the optical chip, R is the number of working nodes of the optical chip, W ο is the dynamically adjusted weight coefficient, η is the error correction coefficient, σ is the error smoothing parameter;

[0168] S64. Adjust the voltage compensation strategy based on the voltage stability index to ensure that the voltage stability of the optical chip meets the operating requirements;

[0169] S65. The optical chip adjusts its internal working state according to the compensated input voltage and optimizes the working parameters of the optical computing or optical communication module to ensure the voltage adaptability under different working modes;

[0170] S66. The optical chip feeds back the information on the operating state after voltage adjustment, including voltage deviation and voltage stability index, to the MCU module for dynamic adjustment by the MCU module;

[0171] S67. The optical chip enters a stable operating state, executes optical computing or optical communication tasks under the condition of meeting the voltage equalization requirements, and continuously monitors the input voltage status.

[0172] In this embodiment, the S7 specifically includes:

[0173] S71. The MCU module receives the operation status information fed back by the optical chip, including the voltage deviation and voltage stability index of each working node, and analyzes the data to determine whether the voltage setting value needs to be adjusted;

[0174] S72. Calculate the corrected voltage of the target output channel based on the voltage deviation:

[0175]

[0176] Wherein, is the corrected voltage of the target output channel, is the currently set output voltage of the ο-th channel, is the time weighting factor, w t is the weight of the t-th adjustment, T1 is the number of historical adjustments, Ξ is the stability correction coefficient, σ is the error smoothing parameter, and ο is the channel number;

[0177] S73. Generate an SPI bus data packet based on the calculated corrected voltage and send an update instruction to the corresponding DAC8568 chip to adjust the set voltage of the target output channel to;

[0178] S74. The DAC8568 chip receives the adjustment instruction from the MCU module, updates the set voltage, and compensates for the dynamic response of the set value by using a fractional-order filtering mechanism;

[0179] S75. The MCU module periodically monitors the updated DAC output voltage, calculates the voltage adjustment error, and determines whether the current adjustment meets the working requirements of the optical chip. If the error exceeds the preset threshold, repeat steps S72 to S75 for secondary voltage optimization;

[0180] S76. When the adjusted voltage meets the requirements of the optical chip, the MCU module stores the finally set output voltage state in the voltage source matrix control parameter table and enters the stable operation mode.

[0181] In this embodiment, the S8 specifically includes:

[0182] S81. The MCU module monitors the communication status of the I2C bus and the SPI bus in real time, collects the abnormal signals that occur during the data transmission process, and records the communication error at the current moment;

[0183] S82. Define a communication error evaluation function, comprehensively consider the packet loss rate, signal interference intensity, and data transmission delay, and perform dynamic adjustment in combination with the voltage correction amount:

[0184]

[0185] Among them, S comm is the error evaluation function, is the communication error at the current moment, M is the total number of sampling moments, ο is the channel number, w m is the dynamic weight factor, R is the number of working nodes of the optical chip, Λ is the nonlinear adjustment factor, ξ is the nonlinear weight of the control error, is the weight affecting voltage correction, is the corrected voltage of the target output channel, is the currently set output voltage of the ο-th channel, ζ is the temperature-related compensation factor, θ is the temperature drift suppression coefficient, T amb is the current ambient temperature;

[0186] S83. Judge the current communication status based on the communication error evaluation function. If it exceeds the set threshold, execute the error checking mechanism to correct the anomalies in the data transmission process;

[0187] S84. Adopt an adaptive redundant coding strategy to correct the error data and generate a new data packet:

[0188]

[0189] Among them, D orig is the original data, HE comm , S comm is the redundant correction data calculated based on the communication error and the error evaluation function, represents bit-level exclusive OR operation;

[0190] S85. Resend the corrected data packet to the DAC8568 chip through the SPI bus to ensure the integrity of the voltage setting data;

[0191] S86. The MCU module detects the integrity of the corrected communication data. If the data transmission error still does not meet the set standard, repeat steps S82 to S85 until the communication error converges to an acceptable range;

[0192] S87. After the communication is stable, the MCU module updates the I2C and SPI communication logs, stores the latest data transmission status, and enters the normal operation mode, and the voltage source matrix maintains a stable output.

[0193] Embodiment 1:

[0194] To verify the feasibility of the present invention in implementation, the present invention is applied to the voltage control system of optical communication equipment in a certain national key laboratory. This system is used to support the stable operation of high-speed optical chips and mainly involves the precise power supply of optical computing units and optical communication units. The experiment was conducted in a certain semiconductor optoelectronics laboratory from January 2024 to June 2024. The research object is a multi-channel optical chip drive system, aiming to test the performance of the high-precision voltage source matrix and MCU control loop communication method of the present invention under different environmental conditions.

[0195] The experimental system uses 8 DAC8568 chips to form a voltage source matrix, with a total of 64 independent high-precision voltage channels to provide working voltage for the optical chip. The target output voltage range for each channel is set from 0V to 5V, and the accuracy requirement reaches ±0.001V. The traditional system directly controls the DAC chip using the standard SPI bus, which has problems such as high communication delay and poor voltage stability. In this experiment, the method of the present invention is adopted. The MCU controls the I2C expander for chip selection optimization and combines the fractional-order Kalman filter algorithm for error compensation to ensure the stability of the output voltage. At the same time, the jellyfish search optimization algorithm is added to the experiment to optimize the voltage balance, and the adaptive redundant coding technology is used to improve the reliability of data transmission.

[0196] Table 1 Comparison table of the optimization effects of the intelligent customer service system based on reinforcement learning

[0197]

[0198] Table 1 shows the comparison effects between the traditional method and the communication method of the high-precision voltage source matrix of the optical chip and the MCU control loop of the present invention. The experiment tested the voltage output accuracy, stability, and system communication efficiency under different temperature conditions. Under each temperature condition, the system ran for 12 hours, and data was recorded every 30 minutes. The experimental data shows that compared with the traditional system, the method of the present invention reduces the voltage error by 67.3%, improves the voltage stability by 58.2%, and reduces the data communication error rate by 85.4%.

[0199] In the communication efficiency test, the time required for the MCU to set and update the voltage of 64 channels was measured. The traditional system averaged 22.4ms, while after adopting the method of the present invention, the time was reduced to 9.6ms, improving the communication efficiency by approximately 57.1%. In addition, in a high-temperature environment, the maximum voltage drift of the traditional method reached ±0.012V, while the system of the present invention controlled the drift within ±0.004V through temperature compensation technology, reducing the error by 66.7%.

[0200] In the electromagnetic interference environment test, the data communication error rate was tested under low interference, medium interference, and high interference environments respectively. The communication error rate of the traditional method was as high as 12.4% in the high interference environment. However, after the present invention adopted adaptive redundant coding for error correction, the error rate was reduced to 1.8%, significantly improving the anti-interference ability.

[0201] In the long-term stability test, the system was allowed to run continuously for 30 days, and 10 voltage output data were collected every day. In the traditional method, the output voltage deviation gradually increased after the 15th day, and the maximum deviation reached ±0.016V. However, due to the adoption of the error compensation mechanism in the system of the present invention, the voltage deviation remained within ±0.005V after 30 days, showing higher long-term stability.

[0202] As described above, the above is only the preferred specific embodiment of the present invention, but the protection scope of the present invention is not limited thereto. Any person skilled in the art within the technical scope disclosed by the present invention, according to the technical solution of the present invention and its inventive concept, makes equivalent substitutions or changes, and should be covered by the protection scope of the present invention.

Claims

1. A communication method between a high-precision voltage source matrix of an optical chip and an MCU control loop, characterized in that It includes the following steps: S1. The MCU module establishes a communication connection with the I2C expander through the I2C bus, initializes the I2C expander, and sets the chip select signal control mode of multiple digital-to-analog converters; S2. The MCU module sends a chip select control instruction to the I2C expander to enable the I2C expander to sequentially activate the chip select signals of multiple DAC8568 chips; S3. Under the control of the chip select signal output by the I2C expander, the MCU module sends voltage setting data to the selected DAC8568 chip through the SPI bus; S4. The selected DAC8568 chip converts the digital signal of the target output channel into an analog voltage signal according to the received voltage setting data by using an error compensation algorithm based on fractional-order Kalman filtering and outputs it to the corresponding channel of the voltage source matrix; S5. The voltage source matrix is composed of voltage signals output by multiple DAC8568 chips. Multiple output channels of the voltage source matrix are respectively connected to different working nodes of the optical chip. The voltage balance is optimized based on the jellyfish search optimization algorithm to provide an accurate working voltage for the optical chip; S6. The optical chip adjusts its internal working state according to the voltage signal provided by the voltage source matrix and feeds back the operation state information to the MCU module; S7. Based on the operation state information fed back by the optical chip, the MCU module dynamically adjusts the chip select signal of the I2C expander and updates the voltage of the target output channel of the DAC8568 chip through the SPI bus; S8. The MCU module monitors the I2C and SPI communication states in real time, detects possible abnormal signal interferences during the communication process, and corrects the voltage setting data based on the error checking mechanism.

2. The communication method of a high-precision voltage source matrix of an optical chip and an MCU module control loop according to claim 1, characterized in that The specific content of S2 includes: S21. The MCU module sends an initialization instruction to the I2C expander through the I2C bus, sets the address of the I2C expander, and configures the GPIO output mode so that the GPIO port is used to control the chip select signals of multiple DAC8568 chips; S22. The MCU module generates a chip select control signal, and the chip select control signal is sent to the I2C expander according to the set timing sequence, so that the GPIO port of the I2C expander outputs levels one by one to sequentially activate the chip select signals of multiple DAC8568 chips: Among them, CS DAC (t) is the chip select control signal, u(t) is the unit step function, N is the total number of DAC8568 chips, t n is the start time of the nth chip select signal, t n+1 is the start time of the next chip select signal, ensuring no overlapping interference between adjacent chip select signals, V H is the level output by the GPIO port; S23. After receiving the chip select control signal of the MCU module, the I2C expander makes the level state output by the GPIO port meet the requirement according to the set control strategy: only one chip select signal of the DAC8568 chip is in the effective state at a time; S24. Under the control of the chip select signal output by the I2C expander, the MCU module records the currently activated DAC8568 chip and sends a control instruction to the selected DAC8568 chip through the SPI bus. The control instruction includes the target output channel number, the set voltage value, and the data transmission check information; S25. The MCU module confirms the switching state of the chip select signal according to the feedback information of the I2C expander and ensures that the currently selected DAC8568 chip correctly receives the data transmitted by the SPI bus: Among them, P error is the chip select signal switching error probability, exp is the exponential function, k is the index of the sampling moment, M is the total number of sampling moments, CS DAC (t k ) is the actual chip select signal, CS exp (t k ) is the desired chip select signal, is the variance of the signal noise interference, α k is the dynamic timing deviation factor of the k-th bit; S26. After the chip select signals of all DAC8568 chips are sequentially activated, the MCU module monitors the status of the I2C expander through a polling or interrupt mechanism to ensure the correct switching order of the chip select signals and optimize the switching rate of the chip select signals.

3. A communication method between a high-precision voltage source matrix of an optical chip and a control loop of an MCU module according to claim 1, characterized in that, The specific steps of S3 are as follows: S31. Under the control of the I2C expander chip select signal, the MCU module determines the currently selected DAC8568 chip and sends voltage setting data to the selected DAC8568 chip through the SPI bus. The voltage setting data includes the target output channel number, the set voltage value, and data transmission verification information. S32. The MCU module constructs an SPI communication data frame and performs data transmission according to the SPI bus timing requirements to ensure that the data is sequentially transmitted to the input register of the DAC8568 chip, and triggers the data latching mechanism of the DAC8568 chip after the data transmission is completed to make the set voltage value effective. S33. The MCU module sends a data frame to the selected DAC8568 chip through the SPI bus, and the data transmission meets the following optimization constraints: Among them, T SPI is the SPI data transfer delay, k is the index of the sampling moment, N bits is the number of valid data bits, N overhead is the number of additional overhead bits, N is the total number of DAC8568 chips, f SPI is the SPI communication rate, f clk is the SPI clock frequency, α k is the dynamic timing deviation factor of the k-th bit, P error is the chip select signal switching error probability, and λ is the error compensation factor; S34. The voltage setting data sent by the SPI bus is transmitted in serial data form. After being parsed by the selected DAC8568 chip, it performs digital-to-analog conversion: Among them, V out is the analog output voltage of the DAC8568 chip, V ref is the reference voltage, V set is the target voltage value, is the digital voltage setting value corresponding to the received SPI data stream, N DAC is the DAC resolution bits, β noise is the noise influence factor during the transmission process, γ temp is the temperature drift correction coefficient, and η is the error correction coefficient; S35. The MCU module detects whether the data transmission is successful according to the SPI communication status monitoring signal, and performs data consistency verification based on the feedback information to ensure that the data transmission accuracy meets the stability requirements of the voltage source matrix. S36. After the data consistency verification passes, the MCU module updates the setting status of the current DAC8568 chip and enters the next voltage signal output control process.

4. A communication method between a high-precision voltage source matrix of an optical chip and a control loop of an MCU module according to claim 1, characterized in that The specific steps of S4 are as follows: S41. The selected DAC8568 chip receives and parses the voltage setting data transmitted by the MCU module through the SPI bus, extracts the target output channel number and the set voltage value, and stores them in the input register. S42. The DAC8568 chip latches the set voltage value in the input register and converts the set voltage value into a digital input signal according to the internal digital-to-analog conversion logic. S43. Based on the fractional-order Kalman filter for error estimation, an error state equation is established, and the error compensation amount is calculated to correct the set voltage: Among them, ΔV corr is the error compensation amount, G t is the fractional-order Kalman gain, is the actual output voltage of the DAC at the previous moment, V cmd is the set voltage, ρ is the error convergence factor, ξ is the control error nonlinear weight, ζ is the temperature-related compensation factor, θ is the temperature drift suppression coefficient, T amb is the current ambient temperature; S44. According to the calculated error compensation amount, the DAC input register value is corrected and digital-to-analog conversion is performed to generate the final analog output voltage: Among them, V final is the final simulated output voltage, V ref is the reference voltage, D dig is the corrected digital input value, N bits is the number of effective data bits, ω is the historical weight compensation factor, M is the total number of sampling times, is the dynamically adjusted weight, k is the index of the sampling time, is the output voltage at the past k moment, η is the error correction coefficient, σ is the error smoothing parameter; S45. The DAC8568 chip transmits the converted analog voltage signal to the target channel of the voltage source matrix through the corresponding output channel and applies buffering at the output end. S46. The MCU module detects whether the data transmission is successful according to the SPI communication status monitoring signal, and performs data consistency verification based on the feedback information; S47. After the data consistency verification passes, the MCU module updates the setting status of the current DAC8568 chip.

5. A communication method between a high-precision voltage source matrix of an optical chip and a control loop of an MCU module according to claim 1, characterized in that, The specific steps of S5 are as follows: S51. Based on the jellyfish search optimization algorithm, a voltage balance optimization model is established, the jellyfish population is initialized, each jellyfish individual represents a voltage allocation scheme, and the initial voltages of multiple output channels of the voltage source matrix are set. S52. Set the voltage equalization optimization goal, with the optimization goal of optimizing the voltage deviation between channels, so that the voltages of all output channels tend to be equalized; S53. Use the jellyfish search optimization algorithm to optimize voltage equalization, globally optimize and adjust the voltages of all channels, and calculate the voltage optimization weight based on the foraging attraction of jellyfish, and select the voltage adjustment path in an adaptive manner. The calculation formula is as follows: Among them, is the optimal voltage adjustment path, is the voltage adjustment scheme of the jellyfish individual in the a-th round of optimization, where a is the optimization iteration round of the jellyfish search optimization algorithm, is the current global optimization voltage scheme, s1 is the random diffusion factor, τ is the dynamic adjustment factor, U ο is the current channel voltage, g represents the DAC output channel index, U mean is the average voltage of all channels, N1 is the total number of DAC output channels, is the final corrected analog voltage, is the voltage feedback correction factor, ο is the channel number; S54. According to the optimization results, adjust the voltages of multiple output channels of the voltage source matrix, and calculate the precise operating voltage finally provided to the optical chip: Among them, U chip is the precise working voltage, R is the number of working nodes of the optical chip, Q ο is the dynamic weight coefficient of each channel, is the voltage value of the optimized ο-th channel, ψ is the error correction factor, υ is the voltage stability adjustment parameter, tanh(·) is the smoothing error correction, ΔU total is the voltage deviation of the optimized channel, and ο is the channel number; S55. The MCU module monitors the voltage adjustment process, analyzes the optimized voltage distribution scheme, calculates the error compensation amount, and updates the target voltage value of the DAC output channel according to the optimized voltage scheme; S56. After the voltage equalization optimization is completed, the voltages of each channel output by the voltage source matrix are locked and enter the stable operating state, ensuring that the optical chip receives the precise operating voltage at each working node to maintain the stable operation of the optical computing or optical communication task.

6. A communication method between a high-precision voltage source matrix of an optical chip and a control loop of an MCU module according to claim 1, characterized in that The specific content of S6 includes: S61. The optical chip receives the voltage signal provided by the voltage source matrix, samples the input voltages of each working node, and obtains the voltage status information at the current moment; S62. Calculate the voltage deviation of each working node: Among them, is the input voltage of the ο-th working node, where ο is the channel number, is the reference voltage value under the normal working state of the optical chip, Λ is the non-linear adjustment factor, is the non-linear weight of the control error, Υ is the environmental compensation factor, θ is the temperature drift suppression coefficient, and T amb is the current ambient temperature; S63. Adopt an adaptive weight adjustment strategy to calculate the overall voltage stability index of the optical chip: Among them, S volt is the overall voltage stability index of the optical chip, R is the number of working nodes of the optical chip, W ο is the weight coefficient for dynamic adjustment, η is the error correction coefficient, and σ is the error smoothing parameter; S64. Adjust the voltage compensation strategy based on the voltage stability index to ensure that the voltage stability of the optical chip meets the operation requirements; S65. The optical chip adjusts its internal working state according to the compensated input voltage, optimizes the working parameters of the optical computing or optical communication module, and ensures the voltage adaptability in different working modes; S66. The optical chip feeds back the information of the operating state after voltage adjustment, including voltage deviation and voltage stability index, to the MCU module for the MCU module to perform dynamic adjustment; S67. The optical chip enters the stable operating state, and under the condition of meeting the voltage equalization requirement, executes the optical computing or optical communication task and continuously monitors the input voltage status.

7. A communication method between a high-precision voltage source matrix of an optical chip and a control loop of an MCU module according to claim 1, characterized in that The specific content of S7 includes: S71. The MCU module receives the operating state information fed back by the optical chip, including the voltage deviation and voltage stability index of each working node, and analyzes the data to judge whether it is necessary to adjust the voltage setting value; S72. Calculate the corrected voltage of the target output channel based on the voltage deviation: Among them, is the corrected voltage of the target output channel, is the output voltage currently set for the ο-th channel, is the time weighting factor, w t is the weight of the t-th round of adjustment, T1 is the number of historical adjustments, Ξ is the stability correction coefficient, σ is the error smoothing parameter, and ο is the channel number; S73. Generate an SPI bus data packet based on the calculated corrected voltage and send an update instruction to the corresponding DAC8568 chip to adjust the set voltage of the target output channel to; S74. The DAC8568 chip receives the adjustment instruction from the MCU module, updates the set voltage, and compensates the dynamic response of the set value by using a fractional-order filtering mechanism; S75. The MCU module periodically monitors the updated DAC output voltage, calculates the voltage adjustment error, and judges whether the current adjustment meets the working requirements of the optical chip. If the error exceeds the preset threshold, repeat steps S72 to S75 for secondary voltage optimization; S76. When the adjusted voltage meets the requirements of the optical chip, the MCU module stores the finally set output voltage state into the voltage source matrix control parameter table and enters the stable operation mode.

8. A communication method between a high-precision voltage source matrix of an optical chip and a control loop of an MCU module according to claim 1, characterized in that, The specific steps of S8 are as follows: S81. The MCU module monitors the communication status of the I2C bus and the SPI bus in real time, collects the abnormal signals that occur during the data transmission process, and records the communication error at the current moment. S82. Define a communication error evaluation function, comprehensively consider the packet loss rate, signal interference intensity, and data transmission delay, and perform dynamic adjustment in combination with the voltage correction amount. Among them, S comm is the error evaluation function, is the communication error at the current moment, M is the total number of sampling moments, ο is the channel number, w m is the dynamic weight factor, R is the number of working nodes of the optical chip, Λ is the nonlinear adjustment factor, ξ is the nonlinear weight of the control error, is the weight affected by voltage correction, is the corrected voltage of the target output channel, is the currently set output voltage of the ο-th channel, ζ is the temperature-related compensation factor, θ is the temperature drift suppression coefficient, T amb is the current ambient temperature; S83. Based on the communication error evaluation function, judge the current communication status. If it exceeds the set threshold, execute the error checking mechanism to correct the abnormalities during the data transmission process. S84. Adopt an adaptive redundancy coding strategy to correct the error data and generate a new data packet. Among them, D orig is the original data, H(E comm , S comm ) is the redundant correction data calculated based on communication errors and error evaluation functions, represents bit-level exclusive OR operation; S85. Resend the corrected data packet to the DAC8568 chip through the SPI bus to ensure the integrity of the voltage setting data. S86. The MCU module detects the integrity of the corrected communication data. If the data transmission error still does not meet the set standard, repeat steps S82 to S85 until the communication error converges to an acceptable range. S87. After the communication is stable, the MCU module updates the I2C and SPI communication logs, stores the latest data transmission status, and enters the normal operation mode, and the voltage source matrix maintains a stable output.

Citation Information

Cited By

  • Synchronous control method, system and device for power-on negative voltage delay of single-chip microcomputer

    CN120743041A

  • A single-chip microcomputer power-up negative voltage delay synchronization control method, system and device

    CN120743041B