Wafer-level gold etchant
By preparing a wafer-level gold etching solution of sodium thiosulfate, thiourea, potassium ferrocyanide and potassium iodide solution, the problems of excessive side drilling and metal shedding in the existing technology are solved, and smaller side drilling and a wider process window are achieved, which is suitable for high-precision gold patterning.
Patent Information
- Application Number
- CN202510964982.4
- Authority / Receiving Office
- CN · China
- Patent Type
- Applications(China)
- Current Assignee / Owner
- Filing Date
- 2025-07-14
- Publication Date
- 2025-10-03
AI Technical Summary
Existing gold etching solutions have excessive side drilling during the etching process, resulting in line CD exceeding the limit or metal falling off, and cannot meet the needs of high-precision gold patterning.
A wafer-level gold etching solution composed of sodium thiosulfate, thiourea, potassium ferrocyanide and potassium iodide solutions in specific proportions is used. The proportions of complexing ligands, stabilizers, inhibitors and pH buffer are adjusted to control the etching rate and side drilling size.
It achieves smaller side drilling and a wider process window, improves process compatibility, is suitable for circuits with gold film layers above 0.5μm, and supports the manufacture of high-speed, high-power optoelectronic semiconductors and microsystem devices.