Three-mode integrated one-way television gateway chip and signal processing method

By integrating a full-standard demodulation module, a TS hard processing module and a three-mode TV gateway chip with a built-in national secret SM4 algorithm, the problems of single demodulation and reliance on external SE chips in existing technologies are solved, and a miniaturized, low-power and highly secure TV gateway solution is achieved.

CN120786009APending Publication Date: 2025-10-14SHENZHEN HONGAN DATA TECH CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202510946247.0
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Filing Date
2025-07-09
Publication Date
2025-10-14

AI Technical Summary

Technical Problem

Existing TV gateway chips have a single demodulation mode and are not compatible with multiple standards, resulting in large device size, high power consumption, and security authentication relying on external SE chips, which increases costs.

Method used

It adopts a three-mode integrated unidirectional TV gateway chip, integrating a full-standard demodulation module, TS hard processing module, storage unit and security authentication unit, with a built-in national secret SM4 algorithm engine, and realizes automatic signal recognition and switching through software-defined radio architecture. It uses 2.5D silicon interposer technology for module interconnection and has a built-in hardware-level security island design.

Benefits of technology

It achieves global signal adaptation, reduces volume by 70%, reduces power consumption, improves security, meets multi-mode compatibility and high security requirements, and complies with GY/T 409-2024 and GM/T 0028-2024 standards.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN120786009A_ABST
    Figure CN120786009A_ABST
Patent Text Reader

Abstract

The invention discloses a three-mode integrated one-way television gateway chip and a signal processing method. The chip integrates an ARM Cortex-M series processor, a Beidou / GPS module, an all-standard demodulator and a TS hard processing engine through BGA packaging with the size smaller than or equal to 15 mm < 2 >. Adaptive demodulation (compatible with DVB-S2 / T2 / C2 and ABS-S / DTMB) of wired / satellite / terrestrial digital television signals input by a single radio frequency line is supported; a national cipher SM4 engine and an OTP security area are arranged in the mobile terminal, and GD / J 072-2020 network access authentication is met; meanwhile, the expansion interface supports the USB 3.0, the gigabit Ethernet and multiple paths of UART / I2C, the problems of multi-signal compatibility, high-security authentication and miniaturized integration are solved, and the problem that a traditional television gateway device cannot achieve multi-signal access, high-security descrambling and radio and television compliance is solved.
Need to check novelty before this filing date? Find Prior Art

Description

TECHNICAL FIELD

[0001] The present application relates to a television gateway chip, in particular to a SoC chip supporting three-mode television signal processing and multi-security authentication sealing and a signal processing method, which meets the GY / T 409-2024 unidirectional gateway standard. BACKGROUND

[0002] The demodulation mode of the existing television gateway is single, such as only supporting DVB-C or ABS-S, which cannot be compatible with all standards, and the hardware needs to be replaced when switching standards, and the radio frequency circuit needs to be switched when multiple signal inputs. At the same time, the traditional scheme needs to work cooperatively with multiple chips, and multiple discrete chips are used, such as using a demodulator, a processor, a security chip and storage independently, which leads to large device size, high power consumption and cost, and is not convenient for deployment. In addition, the security authentication depends on an external SE chip, which increases the BOM cost. SUMMARY

[0003] In order to overcome the shortcomings of the prior art, the present application provides a three-mode integrated unidirectional television gateway chip and a signal processing method.

[0004] A three-mode integrated unidirectional television gateway chip, comprising:

[0005] a full-standard demodulation module, which supports DVB-S / S2 / S2X / T / T2 / C / C2 input signals or ABS-S / DTMB / DVB-C input signals simultaneously through a software-defined radio architecture;

[0006] a TS hard processing module, which supports one or more of PID filtering, demultiplexing, remultiplexing, DCAS / CA / direct television descrambling mode and TS re-encryption;

[0007] a storage unit, which seals LPDDR4X and NAND Flash;

[0008] a security authentication unit, which internally has a national SM4 algorithm engine and a DRM digital rights management module;

[0009] a core processing unit, which is directly or indirectly connected with the full-standard demodulation module, the multi-mode sealing module, the TS hard processing module, the storage unit and the security authentication unit, and carries an MCU microprocessor and a real-time operating system.

[0010] A signal processing method, which is applied to the three-mode integrated unidirectional television gateway chip as described above and comprises:

[0011] After the three-mode integrated one-way television gateway chip is started, a root certificate in the storage unit is read, and a Hongmeng system image signature is verified according to the root certificate;

[0012] After the signature verification is successful, a national secret engine in the security authentication unit is activated, and a security channel is established;

[0013] In the security channel, a threshold value of a carrier energy detection input signal is detected, and a mode signal is determined according to a comparison result of the threshold value and a preset threshold value; wherein the mode signal includes one of a cable television signal, a satellite signal and a terrestrial digital television signal.

[0014] The three-mode integrated one-way television gateway chip and the signal processing method provided by the application have the following technical effects:

[0015] 1) Global signal adaptation: through the software defined radio (SDR) architecture, single radio frequency three-mode identification and switching are realized, and all system compatible coverage of Chinese, European standard, overseas cable television, satellite television and terrestrial digital television signals are realized, so that the future 6G fusion broadcast demand is met.

[0016] 2) Revolutionary physical integration of three-mode integration and security sealing: the chip adopts a BGA package less than or equal to 15mm2, and integrates an ARM processor, Beidou / GPS, a three-mode demodulator, a TS hard processing engine, a national secret security unit, LPDDR4X / Flash storage in a single chip. Compared with the traditional scheme (3-5 chips + external SE security chip), the volume is reduced by more than 70%. The chip uses a 2.5D silicon interlayer technology to realize high-speed interconnection of radio frequency, baseband and security modules through TSV silicon through holes, and eliminates signal delay between multiple chips (traditional scheme delay >=20ns, chip delay <=5ns).

[0017] 3) Multi-level descrambling and national secret endogenous dynamic security scheduling mechanism: the traditional scheme is single (only supports CA or DCAS), cannot be compatible with different operator requirements at home and abroad, and depends on an external SE chip, which increases the BOM cost and attack surface. The chip adopts a hardware level security island design, stores a root key in an OTP area through physical isolation, and preinstalls an SM2 / SM4 national secret engine, so that the chip is authenticated through GM / T0028-2024 without external SE chip. In addition, the chip adopts a three-level dynamic descrambling engine, so that the single chip supports DCAS (dynamic key update) and CA (operator customization) at the same time, as well as direct television (cardless scheme) and DRM (Widevine L1), realizes automatic switching of security policies according to signals, and transmits key updates through an SM4 encryption channel (meets the requirements of GY / T 255-2012 enhanced level).

[0018] In summary, the technical scheme is miniaturized (<=15mm2 ), multi-mode compatibility (three signals in one), high security (national secret endogenous), and a breakthrough balance between them to meet the GY / T 409-2024 one-way gateway standard and the national secret GM / T0028-2024 security chip technical requirements. BRIEF DESCRIPTION OF DRAWINGS

[0019] Figure 1 The figure is a framework diagram of the three-mode integrated one-way television gateway chip in the embodiment of the application. DETAILED DESCRIPTION

[0020] In order to make the technical problems, technical solutions and beneficial effects of the present application clearer, the following will further describe the present application in detail in combination with the drawings and embodiments. It should be understood that the specific embodiments described herein are only used to explain the present application and do not limit the present application.

[0021] A three-mode integrated one-way television gateway chip is provided, as shown in Figure 1 , comprising:

[0022] Core processing unit: based on ARM Cortex-M series microprocessor, main frequency ≥ 200MHz, integrated RTOS real-time operating system architecture.

[0023] Full-standard demodulation module: the full-standard demodulation module is of a software-defined radio (SDR) structure, which can be configured through an interface, and simultaneously supports DVB-S / S2 / S2X / T / T2 / C / C2 input signals, or simultaneously supports ABS-S / DTMB / DVB-C input signals, respectively meeting the overseas European standard and the Chinese market.

[0024] TS hard processing module: supports PID filtering, demultiplexing, and remultiplexing, supports multiple descrambling modes such as DCAS / CA / direct television, and supports TS re-encryption.

[0025] Storage unit: combined LPDDR4X (≥512MB) and SPI NAND Flash (≥1GB), and at the same time, an OTP area is reserved for storing root keys.

[0026] Security authentication unit: built-in national secret SM4 algorithm engine and DRM digital copyright management module, meeting the security authentication requirements of GM / T 0026-2023.

[0027] Further, it further comprises a satellite positioning module. The satellite positioning module is an optional scheme, which supports Beidou and GPS dual-mode or single Beidou, and simultaneously supports RDSS short message.

[0028] Further, the full-standard demodulation module includes a single-radio frequency input interface, which supports cable television signals, satellite television signals, and terrestrial digital television signals and automatically identifies and switches modes through a carrier energy algorithm.

[0029] Specifically, the impedance of the single-radio frequency input interface is 75Ω, the attenuation is less than or equal to 0.265 dB / m, the cable / satellite / terrestrial digital television signals can be simultaneously input, the signal type is automatically identified and the demodulation mode is switched through a carrier energy detection algorithm (Es / No threshold ≤ 4.8 dB) with a switching time ≤ 100 ms. Through the single-radio frequency input interface, full-standard compatible coverage can be achieved: for China, ABS-S (Zhongxing No. 9 satellite) + DTMB (terrestrial wave) + DVB-C (cable) are supported; for European standards / overseas, DVB-S2 / S2X (satellite) + DVB-T2 (terrestrial) + DVB-C2 (cable) are supported, and the S2X extended frequency band (4-8 GHz) is supported, which can meet the future 6G fusion broadcast requirements.

[0030] Further, the security authentication unit includes a dynamic security scheduling mechanism, which simultaneously supports DCAS, CA, DRM, and direct television encryption and decryption. That is, through a three-level dynamic descrambling engine, DCAS (dynamic key update), CA (operator customization), direct television (card-free solution), and DRM (Widevine L1) can be simultaneously supported, and the security policy is automatically switched according to the signal. Meanwhile, the key update is transmitted through an SM4 encryption channel, which meets the requirements of the GY / T 255-2012 enhanced level.

[0031] Further, it also includes any one or more of a USB 3.0 interface, a gigabit Ethernet interface, and a multi-channel UART / I 2 C interface, that is, a rich external interface is provided, and the integration is higher.

[0032] Further, a multi-mode sealing design is adopted, and the chip is packaged and integrated in the same BGA, with a size ≤ 15 mm × 15 mm.

[0033] Further, TVS through silicon vias are used to connect the modules of the three-in-one unidirectional television gateway chip, that is, a 2.5D silicon interposer technology is used to realize the collaborative design of radio frequency and digital domain, and TSV through silicon vias are used to realize the high-speed interconnection of radio frequency, baseband, and security modules to eliminate signal delay between multiple chips. The delay of the traditional scheme is ≥ 20 ns, while the delay of the chip is ≤ 5 ns.

[0034] Further, a physically isolated OTP area is reserved in the storage unit, and the OTP area is used to store the root key, that is, a hardware-level security island design is adopted, and an SM2 / SM4 national secret engine is preset, and the chip passes the GM / T 0028-2024 authentication without an external SE chip.

[0035] In a typical implementation, the three-mode integrated one-way television gateway chip is designed as follows:

[0036] 1) Processor and operating system: the main processor is an ARM Cortex-M series with a main frequency ≥ 200 MHz, supporting a double-precision FPU, a DMIPS ≥ 420, and a built-in TrustZone security extension. The operating system uses RTOS or OpenHarmony. The RTOS is used for real-time signal processing, with a response delay ≤ 10 μs; the OpenHarmony is used for the application layer, with a startup time ≤ 500 ms.

[0037] 2) Radio frequency and demodulation descrambling module: the demodulator uses a customized programmable SDR architecture, supporting all standards: DVB-S / S2 / S2X / T / T2 / C / C2+ABS-S / DTMB, Es / No threshold ≤ 4.8 dB, symbol rate 1-45 MSps. TS processing engine, hard acceleration IP core, supporting DCAS / CA / direct television three-level descrambling, TS stream encryption and decryption throughput ≥ 500 Mbps, conforming to GY / T 255-2012. Radio frequency front end, integrated silicon tuner, input frequency 45-2150 MHz, impedance 75 Ω, noise figure ≤ 6 dB, channel isolation ≥ 50 dB.

[0038] 3) Security and storage module: the security unit uses an independent security island design, with a built-in national cryptographic SM2 / SM4 engine, supporting DRM Widevine L1, and a pre-installed OTP storage root key with a capacity of 2 KB. Storage is sealed with LPDDR4X and SPI NAND flash, of which LPDDR4X is 512 MB @ 3200 Mbps; SPI NAND is 1 GB, with external expansion support for 4 GB LPDDR4X and 8 GB eMMC.

[0039] 4) Interface and expansion: the network interface uses gigabit Ethernet, with MAC supporting IPv4 / IPv6, TS over UDP encapsulation, conforming to GY / T410-2024, and an external PHY controller. USB 3.0 is externally connected with an integrated PHY controller, with a speed of 5 Gbps for low-speed interfaces. The multi-protocol I / O controller uses 4 UARTs with a baud rate of 6 Mbps, 3 I 2 C (1 MHz), and 2 SPI interfaces. The Beidou / GPS dual-mode positioning module has a positioning accuracy ≤ 2 m, and the external antenna supports RDSS short messages.

[0040] In addition, in terms of power consumption and reliability, the overall power consumption ≤ 1.2 W, with an energy efficiency ratio improved by 200%; the working temperature is -40℃-85℃, conforming to the industrial standard (continuous working for 168 h at 85℃); the electrostatic protection uses HBM 4KV and CDM 1KV, meeting the JESD22-A114F standard.

[0041] Based on the three-mode integrated one-way television gateway chip, a signal processing method is provided, comprising the steps of:

[0042] After the three-mode integrated one-way television gateway chip is started, the root certificate in the storage unit is read, and the mirage signature of the Hongmeng system is verified according to the root certificate;

[0043] After the signature verification is successful, the national secret engine in the security authentication unit is activated and the security channel is established;

[0044] In the security channel, the threshold value of the carrier energy detection input signal is detected, and the mode signal is determined according to the comparison result of the threshold value and the preset threshold value; wherein the mode signal includes one of the cable television signal, the satellite signal and the ground digital television signal.

[0045] Specifically, first, BootROM reads the root certificate in OTP, verifies the Hongmeng system image signature; second, activate the national secret engine to establish a secure channel; and then determine the signal according to the preset threshold value 4.8dB and the frequency. Among them, the cable television is the default signal, when >= 950MHz and the threshold > 4.8dB, switch to satellite signal; when the frequency is 800MHz, switch to ground digital television signal.

[0046] The above is the description of the present application, which is used to help understand the present application, but the embodiments of the present application are not limited by the above examples, any change, modification, replacement, combination, simplification made without departing from the principle of the present application should be equivalent replacement method, and all are included in the protection scope of the present application.

Claims

1. A three-mode one-way TV gateway chip, characterized in that: include: A full-standard demodulation module, which uses a software-defined radio architecture and supports DVB-S / S2 / S2X / T / T2 / C / C2 input signals, or supports ABS-S / DTMB / DVB-C input signals simultaneously; TS hard processing module, the TS hard processing module supports one or more of PID filtering, demultiplexing, remultiplexing, DCAS / CA / direct TV descrambling, and TS re-encryption; A storage unit, wherein the storage unit is sealed with LPDDR4X and NAND Flash; Security authentication unit, which has a built-in national secret SM4 algorithm engine and DRM digital rights management module; The core processing unit is used to directly or indirectly connect with the full-mode demodulation module, the multi-mode sealing module, the TS hard processing module, the storage unit and the security authentication unit, and is equipped with an MCU microprocessor and a real-time operating system.

2. The three-mode one-way TV gateway chip according to claim 1, characterized in that: Also includes: Satellite positioning module, the satellite positioning module supports RDSS short messages and includes a Beidou / GPS dual-mode unit, or a Beidou positioning unit.

3. The three-mode one-way TV gateway chip according to claim 1, characterized in that: The full-standard demodulation module includes a single radio frequency input interface, which supports cable TV signals, satellite TV signals, and terrestrial digital TV signals, and automatically identifies and switches modes through a carrier energy algorithm.

4. The three-mode one-way TV gateway chip according to claim 3, characterized in that: The impedance of the single RF input interface is 75Ω, and the attenuation is less than or equal to 0.265dB / m.

5. The three-mode one-way TV gateway chip according to claim 1, characterized in that: The security authentication unit includes a dynamic security scheduling mechanism and supports DCAS, CA, DRM and direct TV encryption and decryption.

6. The three-mode one-way TV gateway chip according to claim 1, characterized in that: It also includes USB3.0 interface, Gigabit Ethernet interface and multiple UART / I 2 Any one or more of the C interfaces.

7. The three-mode one-way TV gateway chip according to any one of claims 1 to 6, characterized in that: The three-mode integrated unidirectional TV gateway chip adopts BGA packaging, and its two-dimensional size is less than or equal to 15mmX15mm.

8. The three-mode one-way TV gateway chip according to claim 7, characterized in that: The modules of the three-mode integrated unidirectional TV gateway chip are connected by TVS through silicon vias.

9. The three-mode one-way TV gateway chip according to claim 7, characterized in that: A physically isolated OTP area is reserved in the storage unit, and the OTP area is used to store the root key.

10. A signal processing method, characterized in that: The signal processing method is applied to the three-mode integrated unidirectional TV gateway chip according to any one of claims 1 to 9, and includes: After the three-mode one-way TV gateway chip is started, the root certificate in the storage unit is read, and the Hongmeng system image signature is verified according to the root certificate; After the signature verification is successful, the national encryption engine in the security authentication unit is activated and a secure channel is established; In the safety channel, the threshold value of the input signal is detected by carrier energy, and the switching mode signal is determined based on the comparison result between the threshold value and the preset threshold value; wherein, the mode signal includes one of a cable TV signal, a satellite signal and a terrestrial digital TV signal.