A controller power supply system, electronic equipment and storage medium

A dual power supply system with redundancy and protection features addresses the limitations of single-battery systems, ensuring reliable operation and enhanced safety for vehicle control domain controllers by isolating and managing power domains within high-performance processors.

CN115085360BActive Publication Date: 2024-12-27CHINA FAW CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202210763736.9
Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Filing Date
2022-06-29
Publication Date
2024-12-27
Estimated Expiration
2042-06-29

AI Technical Summary

Technical Problem

Traditional vehicle power supply systems, relying on a single battery, fail to meet the demands of advanced vehicle control domain controllers due to potential power failures, leading to system shutdowns and inadequate functional safety.

Method used

A dual power supply system with redundancy and isolation capabilities, along with overvoltage, undervoltage, overcurrent, and overtemperature protection, ensuring continuous operation and improved safety by supporting independent power domains within the high-performance processor chip.

Benefits of technology

The system ensures reliable power supply, reduces interference from single-point failures, and enhances functional safety, particularly when used as a system safety monitor, by enabling flexible power management and robustness against power failures.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN115085360B_ABST
    Figure CN115085360B_ABST
Patent Text Reader

Abstract

The present application discloses a controller power supply system, an electronic device and a storage medium; the system comprises: a power input circuit, a microprocessor circuit, a main control processing circuit, a driving processing circuit, a wake-up circuit and a parking processing circuit; wherein the power input circuit comprises a first power input circuit and a second power input circuit; and is used to provide power a for the above-mentioned other circuits; the wake-up circuit is used to provide a control signal e1 and a wake-up signal to the microprocessor circuit and the main control processing circuit respectively; the microprocessor circuit is used to provide control signals a1, a2 and a3 to the parking processing circuit, the driving processing circuit and the main control processing circuit respectively based on the control signal e1; the main control processing circuit is used to provide control signals b1, b2 and b3 to the driving processing circuit, the parking processing circuit and the microprocessor circuit respectively based on the wake-up signal, so that the driving processing circuit works normally under the control of b1 and a2; and at the same time, the parking processing circuit F works normally under the control of a1 and b2.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The embodiments of the present application relate to the field of automobile power supply technology, and in particular to a controller power supply system, an electronic device, and a storage medium. Background Art

[0002] As cars continue to develop towards intelligence, smart driving, smart upgrades, smart interactions, smart diagnosis, etc. have higher and higher requirements for data processing speed and volume, and the traditional distributed electronic and electrical architecture can no longer meet the needs. New centralized domain controllers are replacing the previous multiple distributed ECU controllers, among which the vehicle control domain controller is the central processing unit in the new electronic and electrical architecture.

[0003] The current vehicle control domain controller usually includes a high-performance processing unit and a microprocessor unit to realize vehicle control, vehicle functions and management functions. The power supply of the high-performance processing unit usually uses a power management chip and multiple discrete power chips to provide multi-way power supply and power supply timing management. The microprocessor unit usually uses a power management chip or multiple discrete power chips to provide multi-way power supply and power supply timing management. Summary of the invention

[0004] The present application provides a controller power supply system, an electronic device and a storage medium, which can simultaneously support redundant power supply of dual power supplies, realize isolation of the two power supplies, and have the diagnosis and protection functions of overvoltage, undervoltage, overcurrent and overtemperature of the two power supplies. In particular, when the MCU domain is used as a system safety monitor, the functional safety level of the system can be improved.

[0005] In a first aspect, an embodiment of the present application provides a controller power supply system, the system comprising: a power input circuit A, a microprocessor circuit B, a main control processing circuit C, a driving processing circuit D, a wake-up circuit G and a parking processing circuit F; wherein,

[0006] The power input circuit A comprises: a first power input circuit AA and a second power input circuit AB; the first power input circuit AA and the second power input circuit AB serve as backup for each other and are used to provide power supply a for the microprocessor circuit B, the main control processing circuit C, the driving processing circuit D and the parking processing circuit F;

[0007] A wake-up circuit G is used to provide a control signal e1 and a wake-up signal to the microprocessor circuit B and the main control processing circuit C respectively;

[0008] The microprocessor circuit B is used to provide the parking processing circuit F, the driving processing circuit D and the main control processing circuit C with the control signal a1, the control signal a2 and the control signal a3 respectively based on the control signal e1;

[0009] The main control processing circuit C is used to provide control signals b1, b2 and b3 to the driving processing circuit D, the parking processing circuit F and the microprocessor circuit B respectively based on the wake-up signal, so that the driving processing circuit D works normally under the control of the control signals b1 and a2; and at the same time, the parking processing circuit F works normally under the control of the control signals a1 and b2.

[0010] In a third aspect, an embodiment of the present application provides an electronic device, including:

[0011] one or more processors;

[0012] a memory for storing one or more programs,

[0013] When the one or more programs are executed by the one or more processors, the one or more processors implement the controller power supply system described in any embodiment of the present application.

[0014] In a fourth aspect, an embodiment of the present application provides a storage medium on which a computer program is stored, and when the program is executed by a processor, the controller power supply system described in any embodiment of the present application is implemented.

[0015] The embodiment of the present application proposes a controller power supply system, an electronic device and a storage medium, the system includes a power input circuit, a microprocessor circuit, a main control processing circuit, a driving processing circuit, a wake-up circuit and a parking processing circuit; wherein the power input circuit includes: a first power input circuit and a second power input circuit; the first power input circuit and the second power input circuit are mutually backed up, and jointly provide power for the microprocessor circuit, the main control processing circuit, the driving processing circuit and the parking processing circuit. When a power input circuit fails, the other power input circuit can continue to provide power to the system, thereby ensuring the independence of power supply between different processing domains inside the high-performance processor chip, flexibly enabling low-power mode, improving system robustness, avoiding interference from single-point failures of the MCU domain and CPU domain subsystems, and especially improving the functional safety level of the system when the MCU domain is used as a system safety monitor. In the prior art, traditional cars are powered by a single battery, which causes the entire vehicle to be unable to work when the battery is low or damaged, so the single battery power supply method can no longer meet the demand. Therefore, compared with the prior art, the controller power supply system, electronic device and storage medium proposed in the embodiments of the present application can simultaneously support redundant power supply of dual power supplies, and realize isolation of the two power supplies, and have the diagnosis and protection functions of overvoltage, undervoltage, overcurrent and overtemperature of the two power supplies, especially when the MCU domain is used as a system safety monitor, it can improve the functional safety level of the system; and the technical solution of the embodiments of the present application is simple and convenient to implement, easy to popularize, and has a wider range of applications. BRIEF DESCRIPTION OF THE DRAWINGS

[0016] Figure 1 A first structural schematic diagram of a controller power supply system provided in an embodiment of the present application;

[0017] Figure 2 A second structural schematic diagram of a controller power supply system provided in an embodiment of the present application;

[0018] Figure 3 A schematic diagram of the structure of a power input circuit provided in an embodiment of the present application;

[0019] Figure 4 A schematic diagram of the structure of the main control processing module provided in the embodiment of the present application;

[0020] Figure 5 A schematic diagram of the structure of a driving control processing module provided in an embodiment of the present application;

[0021] Figure 6 A schematic diagram of the structure of a parking control processing module provided in an embodiment of the present application;

[0022] Figure 7 A schematic diagram of the structure of the wake-up circuit provided in an embodiment of the present application;

[0023] Figure 8 A schematic diagram of the structure of an electronic device provided in an embodiment of the present application. DETAILED DESCRIPTION

[0024] The present application will be further described in detail below in conjunction with the accompanying drawings and embodiments. It is to be understood that the specific embodiments described herein are only used to explain the present application, rather than to limit the present application. It should also be noted that, for ease of description, only the parts related to the present application, rather than all structures, are shown in the accompanying drawings.

[0025] Embodiment 1

[0026] Figure 1 This is a first structural diagram of the controller power supply system provided in an embodiment of the present application. The system can be executed by an electronic device, which can be implemented by software and / or hardware, and can be integrated in any smart device with network communication function. Figure 1 As shown, the controller power supply system may include: a power input circuit A, a microprocessor circuit B, a main control processing circuit C, a driving processing circuit D, a wake-up circuit G and a parking processing circuit F; wherein,

[0027] The power input circuit A comprises: a first power input circuit AA and a second power input circuit AB; the first power input circuit AA and the second power input circuit AB serve as backup for each other and are used to provide power supply a for the microprocessor circuit B, the main control processing circuit C, the driving processing circuit D and the parking processing circuit F;

[0028] A wake-up circuit G is used to provide a control signal e1 and a wake-up signal to the microprocessor circuit B and the main control processing circuit C respectively;

[0029] The microprocessor circuit B is used to provide the parking processing circuit F, the driving processing circuit D and the main control processing circuit C with the control signal a1, the control signal a2 and the control signal a3 respectively based on the control signal e1;

[0030] The main control processing circuit C is used to provide control signals b1, b2 and b3 to the driving processing circuit D, the parking processing circuit F and the microprocessor circuit B respectively based on the wake-up signal, so that the driving processing circuit D works normally under the control of the control signals b1 and a2; and at the same time, the parking processing circuit F works normally under the control of the control signals a1 and b2.

[0031] The embodiments of the present application can simultaneously support redundant power supply of dual power supplies, and realize the isolation of the two power supplies, and have the diagnosis and protection functions of overvoltage, undervoltage, overcurrent, and overtemperature of the two power supplies; the embodiments of the present application can ensure the independence of power supply between different processing domains inside the high-performance processor chip, can flexibly enable low-power mode, can significantly reduce power consumption when CPU domain operation is not required, can improve system robustness, can avoid interference from single point failures (FFT) of MCU domain and CPU domain subsystem, especially when MCU domain is used as system safety monitoring, it improves the functional safety level of the system. The embodiments of the present application can power multiple high-performance processor chips, and the solution is scalable, and several high-performance processing modules can be added on the basis of this power supply topology; the embodiments of the present application can support wake-up scene recognition, purposefully control the power supply of each processor unit, and can flexibly control the power consumption of the entire fusion vehicle control domain controller.

[0032] The controller power supply system proposed in the embodiment of the present application includes a power input circuit, a microprocessor circuit, a main control processing circuit, a driving processing circuit, a wake-up circuit and a parking processing circuit; wherein the power input circuit includes: a first power input circuit and a second power input circuit; the first power input circuit and the second power input circuit are backed up for each other, and jointly provide power for the microprocessor circuit, the main control processing circuit, the driving processing circuit and the parking processing circuit. When a power input circuit fails, the other power input circuit can continue to provide power to the system, thereby ensuring the independence of power supply between different processing domains inside the high-performance processor chip, flexibly enabling low-power mode, improving system robustness, avoiding interference from single-point failures of the MCU domain and CPU domain subsystems, and especially improving the functional safety level of the system when the MCU domain is used as a system safety monitor. In the prior art, traditional cars are powered by a single battery, which causes the entire vehicle to be unable to work when the battery is low or damaged, so the single battery power supply method can no longer meet the demand. Therefore, compared with the prior art, the controller power supply system proposed in the embodiment of the present application can simultaneously support redundant power supply of dual power supplies, and realize isolation of the two power supplies, and has the diagnosis and protection functions of overvoltage, undervoltage, overcurrent, and overtemperature of the two power supplies, especially when the MCU domain is used as a system safety monitor, it can improve the functional safety level of the system; and the technical solution of the embodiment of the present application is simple and convenient to implement, easy to popularize, and has a wider range of applications.

[0033] Embodiment 2

[0034] Figure 2 The second structural diagram of the controller power supply system provided in the embodiment of the present application is further optimized and expanded based on the above technical solution, and can be combined with the above optional implementation methods. Figure 2 As shown, the controller power supply system may include: a power input circuit A, a power management module B1, a microprocessor module B2, a DC voltage conversion circuit C1, a main control processing module C2, a DC voltage conversion circuit D1, a driving control processing unit D22, a DC voltage conversion circuit F1, a parking control processing module F2, and a wake-up circuit G; wherein,

[0035] The power input circuit A includes a first power input circuit AA and a second power input circuit AB, which provide power supply a for the system and provide monitoring signals A and B to the main control processing module C2.

[0036] The power management module B1 converts the power supply a from the power input circuit A into the power supply b required by the microprocessor module B2, and monitors each other with the microprocessor module B2 through different monitoring signals. The control signal e1 of the power management module B1 comes from the first wake-up circuit G1 in the wake-up circuit G.

[0037] The microprocessor module B2 is powered by the output power supply b of the power management module B1, and monitors the power management module B1 through different monitoring signals. The microprocessor module B2 provides a control signal a1, which together with the control signal b2 provided by the main control processing module C2 controls the DC voltage conversion circuit F1. The microprocessor module B2 provides a control signal a2, which together with the control signal b1 provided by the main control processing module C2 controls the DC voltage conversion circuit D1. The microprocessor module B2 provides a control signal a3 to control the main control processing module C2.

[0038] The DC voltage conversion circuit C1 converts the power supply a from the power input circuit A into the power supply c required by the main control processing module C2, and provides a control signal e2 to control the main control processing module C2.

[0039] The main control processing module C2 is powered by the output power supply c of the DC voltage conversion circuit C1. The control signal e2 of the main control processing module C2 comes from the DC voltage conversion circuit C1. The main control processing module C2 provides a control signal b2, which together with the control signal a1 provided by the microprocessor module B2 controls the DC voltage conversion circuit F1. At the same time, the control signal b1 provided by the main control processing module C2, together with the control signal a2 provided by the microprocessor module B2 controls the DC voltage conversion circuit D1. The main control processing module C2 monitors the power input circuit A through the monitoring signal A and the monitoring signal B. At the same time, the wake-up signal of the main control processing module C2 comes from the second wake-up circuit G2 in the wake-up circuit G.

[0040] The DC voltage conversion circuit D1 converts the power supply a from the power input circuit A into the power supply d required by the driving control processing module D2, and provides the control signal c for the driving control processing module D2. The control signal f1 of the DC voltage conversion circuit D1 comes from the control signal a2 of the microprocessor module B2 and the control signal b1 of the main control processing module C2 after passing through the OR gate processing circuit 1.

[0041] The driving control processing module D2 is powered by the output power supply d of the DC voltage conversion circuit D1 , and the control signal c of the driving control processing module D2 comes from the DC voltage conversion circuit D1 .

[0042] The DC voltage conversion circuit F1 converts the power supply a from the power input circuit A into the power supply e required by the parking control processing module F2, and provides the parking control processing module F2 with a control signal d. The control signal f2 of the DC voltage conversion circuit F1 is output from the control signal a1 of the microprocessor module B2 and the control signal b2 of the main control processing module C2 after passing through the OR gate processing circuit 1.

[0043] The parking control processing module F2 is powered by the output power supply e of the DC voltage conversion circuit F1 , and the control signal d of the parking control processing module F2 is from the DC voltage conversion circuit F1 .

[0044] The wake-up circuit G includes a first wake-up circuit G1 and a second wake-up circuit G2, wherein the first wake-up circuit G1 provides a control signal e1 for the power management module B1, and the second wake-up circuit G2 provides a wake-up signal for the main control processing module C2.

[0045] The controller power supply system proposed in the embodiment of the present application includes a power input circuit, a microprocessor circuit, a main control processing circuit, a driving processing circuit, a wake-up circuit and a parking processing circuit; wherein the power input circuit includes: a first power input circuit and a second power input circuit; the first power input circuit and the second power input circuit are backed up for each other, and jointly provide power for the microprocessor circuit, the main control processing circuit, the driving processing circuit and the parking processing circuit. When a power input circuit fails, the other power input circuit can continue to provide power to the system, thereby ensuring the independence of power supply between different processing domains inside the high-performance processor chip, flexibly enabling low-power mode, improving system robustness, avoiding interference from single-point failures of the MCU domain and CPU domain subsystems, and especially improving the functional safety level of the system when the MCU domain is used as a system safety monitor. In the prior art, traditional cars are powered by a single battery, which causes the entire vehicle to be unable to work when the battery is low or damaged, so the single battery power supply method can no longer meet the demand. Therefore, compared with the prior art, the controller power supply system proposed in the embodiment of the present application can simultaneously support redundant power supply of dual power supplies, and realize isolation of the two power supplies, and has the diagnosis and protection functions of overvoltage, undervoltage, overcurrent, and overtemperature of the two power supplies, especially when the MCU domain is used as a system safety monitor, it can improve the functional safety level of the system; and the technical solution of the embodiment of the present application is simple and convenient to implement, easy to popularize, and has a wider range of applications.

[0046] Embodiment 3

[0047] Figure 3 This is a schematic diagram of the structure of the power input circuit provided in the embodiment of the present application. Figure 3As shown, two power inputs (first battery and second battery) are processed by the first power input circuit AA and the second power input circuit AB respectively, and then a power supply a is synthesized to supply power to the system. The embodiment of the present application is a dual-power redundant power supply and realizes isolation of the two power supplies, and diagnoses and protects the undervoltage, overvoltage, overcurrent and overtemperature of the two power supplies at the same time, wherein the first power input circuit AA may include: a first power isolation chip A1, a first N-channel MOSFET tube group and a first current sampling resistor R1; wherein the first N-channel MOSFET tube group includes: an N-channel MOSFET tube (Qa1) and an N-channel MOSFET tube (Qa2). Similarly, the second power input circuit AB may include: a second power isolation chip (B1), a second N-channel MOSFET tube group and a second current sampling resistor R2; wherein the second N-channel MOSFET tube group includes: an N-channel MOSFET tube (Qb1) and an N-channel MOSFET tube (Qb2).

[0048] Under normal working conditions, the gate drive control MOSFET tubes Qa1 and Qa2 of the first power isolation chip A1 are in the on state. Similarly, the gate drive control MOSFET tubes Qb1 and Qb2 of the second power isolation chip B1 are in the on state. The first battery and the second battery are normally transmitted to Vout_A and Vout_B to ensure the normal operation of the back-end power chip, and the two power supplies are backed up for each other; when one of the batteries (the first battery or the second battery) is undervoltage, the power isolation chip (A1 or B1) of the undervoltage one monitors that the first battery or the second battery is lower than the set undervoltage shutdown threshold, and the gate drive of the power isolation chip A1 or B1 is automatically turned off within 1us, and the main control processing circuit C is notified of the undervoltage fault by setting the FAULT pin low, and the power supply a maintains Vout_B or Vout_A because the second battery or the first battery is normal.

[0049] When one battery (the first battery or the second battery) is overvoltage, the power isolation chip A1 or B1 on the overvoltage path monitors that the first battery or the second battery is higher than the set overvoltage shutdown threshold, and then automatically shuts down the gate drive of the power isolation chip A1 or B1 within 1us, and notifies the main control processing circuit C of the overvoltage fault by setting the FAULT pin low. The power supply a maintains Vout_B or Vout_A because the second battery B or the first battery is normal.

[0050] When one battery (the first battery or the second battery) has an overcurrent, the power isolation chip A1 or B1 on the overcurrent path monitors that the current on the current sampling resistor R1 or R2 is greater than the set threshold, and automatically shuts down the gate drive of the power isolation chip A1 or B1 within 1us, and notifies the main control processing circuit C of the overcurrent fault by setting the FAULT pin low; when one power isolation chip A1 or B1 monitors that its own temperature is higher than the temperature threshold, it automatically shuts down the gate drive of the power isolation chip A1 or B1, and notifies the main control processing circuit C of the overtemperature fault by setting the FAULT pin low.

[0051] In the above embodiment, the first power input circuit AA and the second power input circuit AB can independently monitor their own undervoltage, overvoltage, overcurrent, and overtemperature faults, and can shut down the drive in time, thereby realizing the function of protecting the power supply. The two power supplies not only work independently, but also when the other power supply is shut down due to a fault, it does not affect the normal operation of the back-end power supply, truly realizing the isolation of the dual power supplies while also providing redundant power supply.

[0052] Figure 4 This is a schematic diagram of the structure of the main control processing module provided in the embodiment of the present application. Figure 4As shown, the main control processing module C2 may include: a power management module C21 and a main control processing unit C22; wherein the power management unit C21 includes: a power management chip a1, a power management chip a2, a DC voltage conversion chip a3 and a DC voltage conversion chip a4, the power management chip a1 provides a multi-channel power supply f1-fn and a timing management of the multi-channel power supply for the MCU domain micro-processing unit domain (C221) in the main control processing unit C22; the power management chip a2 provides a CPU domain computing processing unit domain C222 in the main control processing unit C22 The timing management of multiple power supplies g1-gn and multiple power supplies, the DC voltage conversion chip a3 and the DC voltage conversion chip a4 provide power supplies h1 and h2 for the WKUP domain wake-up processing unit domain (C223) in the main control processing unit C22; at the same time, the power management chip a1 provides control signals b3, b4, and b5 to the power management chip a2, the DC voltage conversion chip a3, and the DC voltage conversion chip a4 to control the opening and closing of the above three chips. The embodiment of the present application can realize the independent power supply and timing management of different processing unit domains in the main control processing chip. When powered on, the power management unit C21 provides the required multi-channel power supply f1-fn, g1-gn, h1, and h2 to the main control processing unit C22. At the same time, the power management chip a1 manages the timing of power supply f1-fn, g1-gn, h1, and h2 through its own settings and control signals b3, b4, and b5 to ensure that the main control processing unit C22 can be powered on and off correctly and work normally. If low power consumption mode is required, the power supply output of the power management chip a2 can be cut off through the control signal b3. At this time, the CPU domain of the computing processing unit in the main control processing unit C22 does not work, which greatly reduces the power consumption of the main control processing unit C22 without affecting the normal operation of the MCU domain. The MCU domain and the CPU domain are completely independent, which can also provide functional safety of the system.

[0053] The embodiments of the present application can ensure the independence of power supply between different processing domains inside a high-performance processor chip, can flexibly enable low-power consumption mode (power consumption can be significantly reduced when CPU domain operation is not required), can improve system robustness, and can avoid interference from single point failures (FFT) of the MCU domain and CPU domain subsystems. In particular, when the MCU domain is used as a system safety monitor, the functional safety level of the system can be improved.

[0054] Figure 5 This is a schematic diagram of the structure of the driving control processing module provided in the embodiment of the present application. Figure 5As shown, the driving control processing module D2 includes: a power management unit D21 and a driving control processing unit D22, wherein the power management unit D21 includes: a power management chip b1, a power management chip b2, and a DC voltage conversion chip b3. The power management chip b1 provides multiple power supplies i1-in and timing management of multiple power supplies for the MCU domain processing unit domain D2211 in the driving control processing module D2; the power management chip b2 provides multiple power supplies j1-jn and timing management of multiple power supplies for the CPU domain computing processing unit domain D2222 in the driving control processing module D2; the DC voltage conversion chip b3 provides power supply k for the video codec circuit D222; at the same time, the power management chip b1 provides a control signal control c1 for the power management chip b2, and the driving control processing unit D22 provides a control signal control c2 for the DC voltage conversion chip b1 to control the opening and closing of the above two chips. The embodiment of the present application can realize independent power supply and timing management of different processing unit domains in the driving control processing chip. When powered on, the power management unit D21 provides the required multi-power supplies i1-in, j1-jn, and k for the vehicle control processing unit D22. At the same time, the power management chip b3 controls c1 through its own settings and control signals to manage the timing of power supplies i1-in and j1-jn. The vehicle control processing unit D22 controls the timing of power supply k through control signals c2, thereby ensuring that the vehicle control processing unit D22 can be powered on and off correctly and operate normally.

[0055] Figure 6 This is a schematic diagram of the structure of the parking control processing module provided in the embodiment of the present application. Figure 6As shown, the parking control processing module F2 includes: a power management unit F21 and a parking control processing unit F22, wherein the power management module F21 includes: a power management chip c1, a power management chip c2, and a DC voltage conversion chip c3; the power management chip C1 provides multiple power supplies l1-ln and timing management of multiple power supplies for the MCU domain micro-processing unit domain F2211 in the parking control processing unit F22, the power management chip c2 provides multiple power supplies m1-mn and timing management of multiple power supplies for the CPU domain computing processing domain F2212 in the parking control processing unit F22, and the DC voltage conversion chip c3 provides power supply n for the video codec circuit F222; at the same time, the power management chip c1 provides a control signal control d1 for the power management chip c2, and the parking control processing unit F22 provides a control signal control d2 for the DC voltage conversion chip c1, so as to control the opening and closing of the above two chips. The embodiment of the present application can realize independent power supply and timing management of different processing unit domains in the parking control processing chip. When powered on, the power management unit F21 provides the required multi-channel power supplies l1-ln, m1-mn, and n for the parking control processing unit F22. At the same time, the power management chip c1 controls d1 through its own settings and control signals to manage the timing of power supplies l1-ln and m1-mn. The parking control processing unit F22 controls d2 through control signals to control the timing of power supply n, thereby ensuring that the parking control processing unit F22 can be powered on and off correctly and work normally.

[0056] Figure 7 This is a schematic diagram of the structure of the wake-up circuit provided in the embodiment of the present application. Figure 7 As shown, the first wake-up circuit G1 includes: a key door KL15 wake-up signal, a brake signal, and a CAN wake-up signal 1. The above signals are connected to the anodes of three diodes respectively, and the cathodes of the three diodes are connected together and connected to the enable terminal EN1 of the power management unit C21 and the wake-up pin WKUP1 of the power management module B1 respectively. The above four types of wake-up signals jointly control the opening and closing of the power management module C21 and the power management module B1. The second wake-up circuit G2 includes: CAN wake-up signals 2~n, LIN wake-up signals 1~n, Ethernet wake-up signals 1~n, timed wake-up signals RTC, and on-chip diagnostic OBD wake-up signals, which are respectively connected to the WKUP IO[1~n] of the wake-up processing unit WKUP domain of the main control processing module C2 to realize the wake-up of the main control processing unit C22.

[0057] In a specific embodiment of the present application, when the entire vehicle control domain controller is in a sleep state, the power management module B1 receives a wake-up signal (KL15, brake signal, CAN wake-up signal 1), the microprocessor module B2 starts normally and completes initialization, the microprocessor module B2 identifies the wake-up source and the wake-up scene, and the microprocessor module B2 determines whether it is necessary to wake up the main control processing module C2. If wake-up is required, the control signal a3 is controlled to wake up the main control processing module C2, and the main control processing module C2 starts normally; similarly, the microprocessor module B2 determines whether it is necessary to wake up the driving control processing module D2. If wake-up is required, the control signal a2 is controlled to wake up the driving control processing module D2, and the driving control processing module D2 starts normally; similarly, the microprocessor module B2 determines whether it is necessary to wake up the parking control processing module F2. If wake-up is required, the control signal a1 is controlled to wake up the parking control processing module F2, and the parking control processing module F2 starts normally.

[0058] In a specific embodiment of the present application, when the entire vehicle control domain controller is in a dormant state, the main control processing module C2 receives a wake-up signal (on-chip diagnostic signal OBD Activeline, CAN wake-up signal 2~n, Ethernet wake-up signal 1~n, RTC timing wake-up signal), the main control processing module C2 wakes up the power management unit C21 through the control signal b3, the main control processing module C2 wakes up the power management unit C21 through the control signal b3, the main control processing module C2 identifies the wake-up source and the wake-up scene, the main control processing module C2 determines whether it is necessary to wake up the microprocessor module B2, if it is necessary to wake up, the microprocessor module B2 is woken up by the control signal b3, and the microprocessor module B2 starts normally; similarly, the main control processing module C2 determines whether it is necessary to wake up the driving control processing module D2, if it is necessary to wake up, the driving control processing module D2 is woken up by the control signal b1, and the driving control processing module D2 starts normally; similarly, the main control processing module C2 determines whether it is necessary to wake up the parking control processing module F2, if it is necessary to wake up, the parking control processing module F2 is woken up by the control signal b2, and the parking control processing module F2 starts normally.

[0059] In the above embodiment, the scheme supports different wake-up scene recognition. If individual simple wake-up scenes only require a single processor module to process, only the relevant processing modules are powered on and work normally, such as the microprocessor module B2 is powered on and work alone, and the main control processing module C2 is powered on and work alone, and the controller system works in low power consumption mode; it also supports complex wake-up scenes and multiple processor modules work together to achieve more complex working scene processing functions. The scheme purposefully controls the power supply of each processor unit, and can flexibly control the power consumption of the entire integrated vehicle control domain controller while realizing the functions required by each wake-up scene.

[0060] The controller power supply system proposed in the embodiment of the present application includes a power input circuit, a microprocessor circuit, a main control processing circuit, a driving processing circuit, a wake-up circuit and a parking processing circuit; wherein the power input circuit includes: a first power input circuit and a second power input circuit; the first power input circuit and the second power input circuit are backed up for each other, and jointly provide power for the microprocessor circuit, the main control processing circuit, the driving processing circuit and the parking processing circuit. When a power input circuit fails, the other power input circuit can continue to provide power to the system, thereby ensuring the independence of power supply between different processing domains inside the high-performance processor chip, flexibly enabling low-power mode, improving system robustness, avoiding interference from single-point failures of the MCU domain and CPU domain subsystems, and especially improving the functional safety level of the system when the MCU domain is used as a system safety monitor. In the prior art, traditional cars are powered by a single battery, which causes the entire vehicle to be unable to work when the battery is low or damaged, so the single battery power supply method can no longer meet the demand. Therefore, compared with the prior art, the controller power supply system proposed in the embodiment of the present application can simultaneously support redundant power supply of dual power supplies, and realize isolation of the two power supplies, and has the diagnosis and protection functions of overvoltage, undervoltage, overcurrent, and overtemperature of the two power supplies, especially when the MCU domain is used as a system safety monitor, it can improve the functional safety level of the system; and the technical solution of the embodiment of the present application is simple and convenient to implement, easy to popularize, and has a wider range of applications.

[0061] Embodiment 4

[0062] Figure 8 A schematic diagram of the structure of an electronic device provided in an embodiment of the present application. Figure 8 A block diagram of an exemplary electronic device suitable for implementing the embodiments of the present application is shown. Figure 8 The electronic device 12 shown is merely an example and should not bring any limitation to the functions and scope of use of the embodiments of the present application.

[0063] like Figure 8 As shown, the electronic device 12 is in the form of a general purpose computing device. The components of the electronic device 12 may include, but are not limited to: one or more processors or processing units 16, a system memory 28, and a bus 18 that connects various system components (including the system memory 28 and the processing unit 16).

[0064] Bus 18 represents one or more of several types of bus structures, including a memory bus or memory controller, a peripheral bus, an accelerated graphics port, a processor or a local bus using any of a variety of bus architectures. By way of example, these architectures include, but are not limited to, an Industry Standard Architecture (ISA) bus, a Micro Channel Architecture (MAC) bus, an Enhanced ISA bus, a Video Electronics Standards Association (VESA) local bus, and a Peripheral Component Interconnect (PCI) bus.

[0065] The electronic device 12 typically includes a variety of computer system readable media. These media can be any available media that can be accessed by the electronic device 12, including volatile and non-volatile media, removable and non-removable media.

[0066] The system memory 28 may include computer system readable media in the form of volatile memory, such as random access memory (RAM) 30 and / or cache memory 32. The electronic device 12 may further include other removable / non-removable, volatile / non-volatile computer system storage media. By way of example only, the storage system 34 may be used to read and write non-removable, non-volatile magnetic media ( Figure 8 not shown, usually called a "hard drive"). Although Figure 8 Not shown, a disk drive for reading and writing to a removable non-volatile disk (e.g., a "floppy disk"), and an optical drive for reading and writing to a removable non-volatile optical disk (e.g., a CD-ROM, a DVD-ROM, or other optical medium) may be provided. In these cases, each drive may be connected to the bus 18 via one or more data medium interfaces. The memory 28 may include at least one program product having a set (e.g., at least one) of program modules that are configured to perform the functions of the various embodiments of the present application.

[0067] A program / utility 40 having a set (at least one) of program modules 42 may be stored, for example, in the memory 28, such program modules 42 including, but not limited to, an operating system, one or more application programs, other program modules, and program data, each of which or some combination may include an implementation of a network environment. The program modules 42 generally perform the functions and / or methods of the embodiments described herein.

[0068] The electronic device 12 may also communicate with one or more external devices 14 (e.g., keyboards, pointing devices, displays 24, etc.), may communicate with one or more devices that enable a user to interact with the electronic device 12, and / or may communicate with any device that enables the electronic device 12 to communicate with one or more other computing devices (e.g., a network card, a modem, etc.). Such communication may be performed via an input / output (I / O) interface 22. Furthermore, the electronic device 12 may also communicate with one or more networks (e.g., a local area network (LAN), a wide area network (WAN), and / or a public network, such as the Internet) via a network adapter 20. As shown, the network adapter 20 communicates with other modules of the electronic device 12 via the bus 18. It should be understood that although Figure 8 Not shown, other hardware and / or software modules may be used in conjunction with the electronic device 12, including but not limited to: microcode, device drivers, redundant processing units, external disk drive arrays, RAID systems, tape drives, and data backup storage systems.

[0069] The processing unit 16 executes various functional applications and data processing by running the programs stored in the system memory 28, such as implementing the coding allocation method provided in the embodiment of the present application.

[0070] Embodiment 5

[0071] An embodiment of the present application provides a computer storage medium.

[0072] The computer-readable storage medium of the embodiment of the present application can adopt any combination of one or more computer-readable media. The computer-readable medium can be a computer-readable signal medium or a computer-readable storage medium. The computer-readable storage medium can be, for example, - but not limited to - a system, device or device of electricity, magnetism, light, electromagnetic, infrared, or semiconductor, or any combination of the above. More specific examples (non-exhaustive lists) of computer-readable storage media include: an electrical connection with one or more wires, a portable computer disk, a hard disk, a random access memory (RAM), a read-only memory (ROM), an erasable programmable read-only memory (EPROM or flash memory), an optical fiber, a portable compact disk read-only memory (CD-ROM), an optical storage device, a magnetic storage device, or any suitable combination of the above. In this document, a computer-readable storage medium can be any tangible medium containing or storing a program, which can be used by an instruction execution system, a device or a device or used in combination with it.

[0073] Computer-readable signal media may include data signals propagated in baseband or as part of a carrier wave, which carry computer-readable program code. Such propagated data signals may take a variety of forms, including but not limited to electromagnetic signals, optical signals, or any suitable combination of the above. Computer-readable signal media may also be any computer-readable medium other than a computer-readable storage medium, which may send, propagate, or transmit a program for use by or in conjunction with an instruction execution system, apparatus, or device.

[0074] Program code embodied on a computer readable medium may be transmitted using any appropriate medium, including but not limited to wireless, wireline, optical fiber cable, RF, etc., or any suitable combination of the foregoing.

[0075] Computer program code for performing the operation of the present application can be written in one or more programming languages ​​or a combination thereof, including object-oriented programming languages, such as Java, Smalltalk, C++, and conventional procedural programming languages, such as "C" language or similar programming languages. The program code can be executed entirely on the user's computer, partially on the user's computer, as a separate software package, partially on the user's computer and partially on a remote computer, or entirely on a remote computer or server. In the case of a remote computer, the remote computer can be connected to the user's computer through any type of network, including a local area network (LAN) or a wide area network (WAN), or can be connected to an external computer (e.g., using an Internet service provider to connect through the Internet).

[0076] Note that the above are only preferred embodiments of the present application and the technical principles used. Those skilled in the art will understand that the present application is not limited to the specific embodiments described herein, and that various obvious changes, readjustments and substitutions can be made by those skilled in the art without departing from the scope of protection of the present application. Therefore, although the present application is described in more detail through the above embodiments, the present application is not limited to the above embodiments, and may include more other equivalent embodiments without departing from the concept of the present application, and the scope of the present application is determined by the scope of the appended claims.

Claims

1. A controller power supply system, characterized in that: The system comprises: a power input circuit (A), a microprocessor circuit (B), a main control processing circuit (C), a driving processing circuit (D), a wake-up circuit (G) and a parking processing circuit (F); wherein, The power input circuit (A) comprises: a first power input circuit (AA) and a second power input circuit (AB); the first power input circuit (AA) and the second power input circuit (AB) are backed up for each other and are used to provide power for the microprocessor circuit (B), the main control processing circuit (C), the driving processing circuit (D) and the parking processing circuit (F); A wake-up circuit (G), used to provide a control signal e1 and a wake-up signal to the microprocessor circuit (B) and the main control processing circuit (C), respectively; A microprocessor circuit (B) is used to provide control signals a1, a2 and a3 to a parking processing circuit (F), a driving processing circuit (D) and a main control processing circuit (C) based on a control signal e1, respectively; wherein the microprocessor circuit (B) comprises: a power management module (B1) and a microprocessor module (B2); wherein the power management module (B1) is used to receive control signals e1 and b3 sent by a wake-up circuit (G) and a main control processing circuit (C), respectively, and provide a monitoring signal to the microprocessor module (B2) based on the control signals e1 and b3 and provide power supply b to the microprocessor module (B2); A main control processing circuit (C) is used to provide a control signal b1, a control signal b2 and a control signal b3 to a driving processing circuit (D), a parking processing circuit (F) and a microprocessor circuit (B) respectively based on a wake-up signal, so that the driving processing circuit (D) works normally under the control of the control signal b1 and the control signal a2; and the parking processing circuit (F) works normally under the control of the control signal a1 and the control signal b2; wherein the main control processing circuit (C) comprises: a DC voltage conversion circuit (C1) and a main control processing module (C2); wherein the main control processing module (C2) comprises: a power management unit (C21) and a main control processing unit (C22); the power management unit (C21) comprises: a power management chip (a1), a power management chip The invention relates to a main control processing unit (C22), comprising: an MCU domain micro-processing unit domain (C221), a CPU domain computing processing unit domain (C222), and a WKUP domain wake-up processing unit domain (C223); wherein the power management chip (a1) is used to provide N power supplies for the MCU domain micro-processing unit domain (C221), where N is a natural number greater than 1; the power management chip (a2) is used to provide N power supplies for the CPU domain computing processing unit domain (C222), where N is a natural number greater than 1; the DC voltage conversion chip (a3) ​​and the DC voltage conversion chip (a4) are used to provide two power supplies for the WKUP domain wake-up processing unit domain (C223).

2. The system according to claim 1, characterized in that The first power input circuit (AA) comprises: a first power isolation chip (A1), a first N-channel MOSFET tube group and a first current sampling resistor R1; wherein the first N-channel MOSFET tube group comprises: an N-channel MOSFET tube (Qa1) and an N-channel MOSFET tube (Qa2); The second power input circuit (AB) includes: a second power isolation chip (B1), a second N-channel MOSFET tube group and a second current sampling resistor R2; wherein the second N-channel MOSFET tube group includes: an N-channel MOSFET tube (Qb1) and an N-channel MOSFET tube (Qb2).

3. The system according to claim 1, characterized in that The first power input circuit (AA) is also used to provide a first monitoring signal to the main control processing circuit (C) through the first power isolation chip (A1); The second power input circuit (AB) is also used to provide a second monitoring signal to the main control processing circuit (C) through a second power isolation chip (B1).

4. The system according to claim 1, characterized in that The driving processing circuit (D) includes: a DC voltage conversion circuit (D1) and a driving control processing module (D2); the driving control processing module (D2) includes: a power management unit (D21) and a driving control processing unit (D22); wherein the power management unit (D21) includes: a power management chip (b1), a power management chip (b2) and a DC voltage chip (b3); the driving control processing unit (D22) includes: a driving control processing chip (D221) and a video codec circuit (D222); the driving control processing chip (D221) includes: an MCU domain processing unit domain (D2211) and a CPU domain computing processing unit domain (D2222); The power management chip (b1) is used to provide N power supplies for the MCU domain processing unit domain (D2211), where N is a natural number greater than 1; The power management chip (b2) is used to provide N power supplies for the CPU domain computing processing unit domain (D2222), where N is a natural number greater than 1; The DC voltage chip (b3) is used to provide a power supply for the video codec circuit (D222).

5. The system according to claim 1, characterized in that The parking processing circuit (F) includes: a DC voltage conversion circuit (F1) and a parking control processing module (F2); wherein the parking control processing module (F2) includes: a power management unit (F21) and a parking control processing unit (F22); the power management module (F21) includes: a power management chip (c1), a power management chip (c2) and a DC voltage conversion chip (c3); the parking control processing unit (F22) includes: a parking control processing chip (F221) and a video codec circuit (F222); the parking control processing chip (F221) includes: an MCU domain, a micro-processing unit domain (F2211), and a CPU domain, a computing processing domain (F2212); The power management chip (c1) is used to provide N power supplies for the MCU domain micro-processing unit domain (F2211), where N is a natural number greater than 1; The power management chip (c2) is used to provide N power supplies for the CPU domain computing processing domain (F2212), where N is a natural number greater than 1; The DC voltage conversion chip (c3) is used to provide a power supply for the video codec circuit (F222).

6. The system according to claim 1, characterized in that The wake-up circuit (G) comprises: a first wake-up circuit (G1) and a second wake-up circuit (G2); wherein, A first wake-up circuit (G1), used for providing a control signal e1 to the microprocessor circuit (B); The second wake-up circuit (G2) is used to provide a wake-up signal to the main control processing circuit (C).

7. An electronic device, characterized in that: include: one or more processors; a memory for storing one or more programs, When the one or more programs are executed by the one or more processors, the one or more processors implement the controller power supply system according to any one of claims 1 to 6.

8. A storage medium having a computer program stored thereon, characterized in that: When the program is executed by a processor, the controller power supply system according to any one of claims 1 to 6 is implemented.