Display panel driving system, method and display device
By adjusting the impedance matching module in the display panel driving system, the impedance resistance value is controlled to compensate for the impedance mismatch caused by temperature changes, thus solving the impedance mismatch problem in high-resolution, high-refresh-rate display panels and achieving a stable display effect.
Patent Information
- Authority / Receiving Office
- CN · China
- Patent Type
- Patents(China)
- Current Assignee / Owner
- Filing Date
- 2022-12-09
- Publication Date
- 2026-03-10
AI Technical Summary
In high-resolution, high-refresh-rate display panels, impedance mismatch leads to high-frequency channel loss and impedance mismatch issues, resulting in display abnormalities and insufficient mask margin.
The control module controls the impedance resistance value connected in the impedance matching module, adjusts the impedance adjustment circuit connected in the impedance matching module, compensates for the output impedance at different temperatures, and avoids display abnormalities caused by impedance mismatch.
It achieves adaptive impedance matching at different temperatures, avoids display abnormalities, and improves the compatibility and stability of the display panel.
Smart Images

Figure CN115798386B_ABST
Abstract
Description
TECHNICAL FIELD
[0001] The present application relates to the technical field of display, in particular to a display panel driving system, method and display device. BACKGROUND
[0002] With the increasing demand for larger size, higher display resolution, higher refresh rate, the in-panel interface connecting the timing controller (TCON) and the source driver IC (SDIC) in the IFT-LCD display panel should support data transmission rate up to 6Gbps or higher. Due to the skin effect and dielectric loss in high-speed transmission of high-resolution high-refresh display panel, there is high-frequency loss in the channel when high-speed data passes through the channel, so the transmitter TX uses pre-emphasis technology to enhance the frequency band suffering loss; the receiver RX uses equalizer technology (EQ) to compensate for the frequency band that has been lost in the received signal. At the same time, under different temperatures, the internal impedance of the IC will change accordingly with the change of temperature, resulting in impedance mismatch in the far end of the PCB line, causing eye diagram output abnormal or Mask Margin insufficient, resulting in abnormal display in the far end. SUMMARY
[0003] The embodiments of the present application provide a display panel driving system, method and display device, which controls the impedance resistance value of the connected impedance adjustment circuit in the impedance matching module through the control module, compensates for the output impedance under different temperatures, and avoids display abnormalities caused by impedance mismatch.
[0004] In a first aspect, the embodiments of the present application provide a display panel driving system, comprising:
[0005] An impedance matching module, comprising at least one impedance adjustment circuit, configured to receive a first number of driving signals, wherein the at least one impedance adjustment circuit is provided with different impedance resistance values;
[0006] A control module connected with the impedance matching module, configured to parse the driving signals to obtain a second number of driving data, determine a bit error rate according to the first number of driving signals and the second number of driving data, and adjust the impedance adjustment circuit connected in the impedance matching module if the bit error rate is greater than a preset threshold, until the bit error rate determined after adjustment is less than or equal to the preset threshold.
[0007] In some embodiments, the impedance matching module comprises a plurality of parallelly connected impedance adjustment circuits, each of the impedance adjustment circuits comprises a first type of circuit switch and a resistor connected with the first type of circuit switch, and the first type of circuit switch is configured to control the opening and closing of the impedance adjustment circuit.
[0008] In some embodiments, the control module is configured to execute a first adjustment strategy once if the bit error rate is greater than a preset threshold. The first adjustment strategy is to disconnect the first impedance adjustment circuit connected to the impedance matching module, connect the second impedance adjustment circuit of the impedance matching module, and redetermine the bit error rate. The impedance resistance value of the second impedance adjustment circuit is greater than the impedance resistance value of the first impedance adjustment circuit. The first adjustment strategy is repeated until the bit error rate is less than or equal to the preset threshold after a certain first adjustment strategy.
[0009] In some embodiments, the control module is configured to execute a second adjustment strategy once if the bit error rate is greater than a preset threshold. The second adjustment strategy is to disconnect the third impedance adjustment circuit connected to the impedance matching module, connect the fourth impedance adjustment circuit of the impedance matching module, and redetermine the bit error rate. The impedance resistance value of the fourth impedance adjustment circuit is less than the impedance resistance value of the third impedance adjustment circuit. The second adjustment strategy is repeated until the bit error rate is less than or equal to the preset threshold after a certain second adjustment strategy.
[0010] In some embodiments, the control module is configured to alternately execute the first adjustment strategy and the second adjustment strategy if the bit error rate is greater than a preset threshold, until the bit error rate is less than or equal to the preset threshold after executing the first adjustment strategy or the second adjustment strategy.
[0011] In some embodiments, the impedance matching module includes an impedance adjustment circuit, which includes a second type of circuit switch and a variable resistor connected to the second type of circuit switch. The second type of circuit switch is used to control the impedance resistance value of the variable resistor in the impedance adjustment circuit.
[0012] In some embodiments, the control module is configured to, if the bit error rate is greater than a preset threshold, control the impedance resistance value of the variable resistor in the impedance adjustment circuit to gradually increase until the bit error rate determined after a certain adjustment is less than or equal to the preset threshold; or, if the bit error rate is greater than the preset threshold, control the impedance resistance value of the variable resistor in the impedance adjustment circuit to gradually increase until the bit error rate determined after a certain adjustment is less than or equal to the preset threshold; or, if the bit error rate is greater than the preset threshold, control the impedance resistance value of the variable resistor in the impedance adjustment circuit to alternately increase and decrease until the bit error rate determined after a certain adjustment is less than or equal to the preset threshold.
[0013] Secondly, this application provides a display panel driving method applied to a display panel driving system including an impedance matching module. The impedance matching module includes at least one impedance adjustment circuit, and the at least one impedance adjustment circuit has different impedance resistance values, including:
[0014] Receive the first number of drive signals;
[0015] The second number of drive data is obtained by analyzing the drive signal;
[0016] The bit error rate is determined based on the first number of drive signals and the second number of drive data;
[0017] If the bit error rate is greater than a preset threshold, the impedance adjustment circuit connected in the impedance matching module is adjusted until the bit error rate re-determined after adjustment is less than or equal to the preset threshold.
[0018] In some embodiments, the step of adjusting the impedance adjustment circuit connected in the impedance matching module if the bit error rate is greater than a preset threshold, until the bit error rate re-determined after adjustment is less than or equal to the preset threshold, includes:
[0019] If the bit error rate is greater than a preset threshold, then the impedance adjustment circuit with a larger impedance resistance value in the impedance matching module is connected until the bit error rate determined after a certain adjustment is less than or equal to the preset threshold; or,
[0020] If the bit error rate is greater than a preset threshold, then the impedance adjustment circuit with a smaller impedance resistance value in the impedance matching module is connected until the bit error rate determined after a certain adjustment is less than or equal to the preset threshold; or,
[0021] If the bit error rate is greater than a preset threshold, the impedance adjustment circuit with a larger impedance resistance value in the impedance matching module and the impedance adjustment circuit with a smaller impedance resistance value in the impedance matching module are executed alternately until the bit error rate determined after a certain adjustment is less than or equal to the preset threshold.
[0022] Thirdly, this application provides a display device that uses the display panel driving system described in any one of the above claims.
[0023] The display panel driving system, method, and display device provided in this application determine whether to adjust the impedance adjustment circuit connected in the impedance matching module by judging the bit error rate, and then control the change of the impedance resistance value connected in the impedance matching module by the control module to compensate for the output impedance at different temperatures. It has high compatibility and achieves the effect of adaptive impedance matching, avoiding display abnormalities caused by impedance mismatch. Attached Figure Description
[0024] The technical solution and other beneficial effects of this application will become apparent from the following detailed description of specific embodiments in conjunction with the accompanying drawings.
[0025] Figure 1 This is a schematic diagram of the display panel driving system in an embodiment of this application;
[0026] Figure 2 This is a schematic diagram of the structure of the panel driving device shown in the embodiments of this application;
[0027] Figure 3 This is a schematic diagram of the impedance matching module in an embodiment of this application;
[0028] Figure 4 This is a flowchart illustrating the Driver impedance matching module in an embodiment of this application. Detailed Implementation
[0029] The technical solutions of the embodiments of this application will be clearly and completely described below with reference to the accompanying drawings. Obviously, the described embodiments are only a part of the embodiments of this application, and not all of them. All other embodiments obtained by those skilled in the art based on the embodiments of this application without creative effort are within the scope of protection of this application.
[0030] In the description of this application, it should be understood that the terms "center," "longitudinal," "lateral," "length," "width," "thickness," "upper," "lower," "front," "rear," "left," "right," "vertical," "horizontal," "top," "bottom," "inner," "outer," "clockwise," and "counterclockwise," etc., indicating orientation or positional relationships based on the orientation or positional relationships shown in the accompanying drawings, are only for the convenience of describing this application and simplifying the description, and do not indicate or imply that the device or element referred to must have a specific orientation, or be constructed and operated in a specific orientation, and therefore should not be construed as a limitation of this application. Furthermore, the terms "first" and "second" are used for descriptive purposes only and should not be construed as indicating or implying relative importance or implicitly specifying the number of indicated technical features. Thus, features defined with "first" and "second" may explicitly or implicitly include one or more of the stated features. In the description of this application, "a plurality of" means two or more, unless otherwise explicitly specified.
[0031] In the description of this application, it should be noted that, unless otherwise expressly specified and limited, the terms "installation," "connection," and "linking" should be interpreted broadly. For example, they can refer to a fixed connection, a detachable connection, or an integral connection; they can refer to a mechanical connection, an electrical connection, or a connection that allows communication between them; they can refer to a direct connection or an indirect connection through an intermediate medium; they can refer to the internal communication between two components or the interaction between two components. Those skilled in the art can understand the specific meaning of the above terms in this application according to the specific circumstances.
[0032] In this application, unless otherwise expressly specified and limited, "above" or "below" the second feature can include direct contact between the first and second features, or contact between the first and second features through another feature between them. Furthermore, "above," "over," and "on top" of the second feature includes the first feature being directly above or diagonally above the second feature, or simply indicates that the first feature is at a higher horizontal level than the second feature. "Below," "below," and "under" the second feature includes the first feature being directly below or diagonally below the second feature, or simply indicates that the first feature is at a lower horizontal level than the second feature.
[0033] The following disclosure provides many different embodiments or examples for implementing different structures of this application. To simplify the disclosure, specific examples of components and arrangements are described below. Of course, these are merely examples and are not intended to limit the scope of this application. Furthermore, reference numerals and / or letters may be repeated in different examples; such repetition is for simplification and clarity and does not in itself indicate a relationship between the various embodiments and / or arrangements discussed. In addition, various specific examples of processes and materials are provided in this application, but those skilled in the art will recognize the application of other processes and / or the use of other materials.
[0034] Please see Figure 1 This application provides a display panel driving system 100, which is applied to the data receiving end of a source driver chip. The display panel driving system includes an impedance matching module 110 and a control module 120, which are connected. The data transmitting end of the source driver chip sends a first number of driving signals to the impedance matching module 110. The impedance matching module 110 includes at least one impedance adjustment circuit, which has different impedance resistance values. Only one impedance adjustment circuit in the impedance matching module 110 is connected.
[0035] Impedance matching module 110 receives a first number of drive signals, and control module 120 parses the drive signals to obtain a second number of drive data. Because errors may occur during data parsing, not all drive signals may be completely parsed; therefore, the second number is less than or equal to the first number. It should be noted that the process by which control module 120 parses the drive signals to obtain drive data includes data parsing methods such as compensating for lost frequency bands in the drive signals using equalizer technology (EQ) and restoring clock data. This embodiment does not specifically limit these methods.
[0036] The bit error rate (BER) is determined based on a first number of drive signals and a second number of drive data, where BER = (first number - second number) / first number. A preset threshold for the BER is set based on the critical point at which an anomaly occurs in the image. When the BER is less than or equal to the preset threshold, it indicates that data parsing at the data receiver of the source driver chip is in progress, and no impedance adjustment is required. When the BER exceeds the preset threshold, an image anomaly may occur, thus requiring adjustment of the impedance adjustment circuit connected in the impedance matching module 110. This adjustment regulates the impedance resistance value connected in the impedance matching module 110, thereby adjusting the impedance at the data receiver of the source driver chip. It should be noted that the preset threshold can be set according to the judgment accuracy, and this embodiment does not impose a specific limitation.
[0037] It should be noted that the control module 120 calculates the bit error rate (BER) every preset period and determines the BER. When the BER is less than or equal to a preset threshold, no adjustment is needed; the module waits for the next preset period to calculate and determine the BER again. Only when the determined BER exceeds the preset threshold is the impedance adjustment circuit connected in the impedance matching module 110 adjusted.
[0038] At different temperatures, the impedance of the data receiving end of the source driver chip changes accordingly, such as increasing or decreasing, leading to impedance mismatch and consequently causing display abnormalities. Therefore, the impedance adjustment circuit connected in the impedance matching module 110 has different impedance resistance values to maintain a relatively stable impedance at the data receiving end of the entire source driver chip, avoiding display abnormalities caused by impedance fluctuations.
[0039] In one embodiment, the impedance matching module 110 includes multiple impedance adjustment circuits connected in parallel. Each impedance adjustment circuit includes a first-type circuit switch and a resistor. The first-type circuit switch is a switching element similar to a MOSFET. The first end of the first-type circuit switch is connected to the data transmission terminal of the source driver chip, the second end of the first-type circuit switch is connected to the control module 120, and the third end of the first-type circuit switch is connected to one end of the resistor. The other end of the resistor is connected to the control module 120. The first-type circuit switch is used to control the opening and closing of the impedance adjustment circuit it belongs to. That is, the control module 120 determines the impedance adjustment circuit connected to the impedance matching module 110 by controlling the opening and closing of the first-type circuit switches in each impedance adjustment circuit.
[0040] In this embodiment, the impedance values of the resistors in different impedance adjustment circuits are different. The impedance values of each resistor can be increasing or decreasing in an arithmetic sequence, or arranged randomly. This embodiment does not make specific limitations.
[0041] In the initial state of the source driver chip startup, the preset target impedance adjustment circuit in the impedance matching module 110 is connected, and the impedance resistance value of the resistor in the target impedance adjustment circuit is the target resistance value. The target impedance adjustment circuit and the target resistance value can be arbitrarily set and selected, and this embodiment does not impose specific limitations.
[0042] In one embodiment, if the bit error rate calculated by the control module 120 is greater than a preset threshold, a first adjustment strategy is executed. The first adjustment strategy involves disconnecting the first type of circuit switch in the currently connected first impedance adjustment circuit of the impedance matching module 110, closing the first type of circuit switch in the second impedance adjustment circuit of the impedance matching module 110, disconnecting the first type of circuit switches in all other impedance adjustment circuits, and re-determining the bit error rate. The impedance resistance value of the second impedance adjustment circuit is greater than that of the first impedance adjustment circuit. The first and second impedance adjustment circuits are arbitrary impedance adjustment circuits within the impedance matching module 110. When the first adjustment strategy is executed for the first time, the first impedance adjustment circuit is the target impedance adjustment circuit in the initial state.
[0043] The first adjustment strategy is executed once to determine a new bit error rate (BER). If the new BER is still greater than a preset threshold, the first adjustment strategy is executed again. This process is repeated until the BER is determined to be less than or equal to the preset threshold after one iteration of the first adjustment strategy. Specifically, when the BER is determined to be greater than the preset threshold, the impedance resistance value of the impedance matching module 110 is gradually increased until the BER is less than or equal to the preset threshold.
[0044] In this process, each time the first adjustment strategy is executed, the impedance adjustment circuit with a larger connected impedance resistance value is replaced. This can be done by increasing the resistance values of the resistors in the multiple impedance adjustment circuits in ascending order, or by increasing them at intervals. This embodiment does not specify any particular limitation.
[0045] Furthermore, since abnormal image quality may be caused by other factors, simply adjusting the impedance resistance value of the impedance matching module 110 cannot improve the situation. To avoid slowing down the display panel's response speed due to excessive execution of the first adjustment strategy, a preset number of adjustments is set. If the bit error rate still exceeds a preset threshold after repeatedly executing the first adjustment strategy to the preset number of adjustments, an error is reported. Simultaneously with the error report, the second impedance adjustment circuit following the execution of the first adjustment strategy can be maintained, or the preset impedance adjustment circuit in the impedance matching module 110 can be adjusted to be connected.
[0046] In one embodiment, if the bit error rate calculated by the control module 120 is greater than a preset threshold, a second adjustment strategy is executed once. The second adjustment strategy involves disconnecting the first type of circuit switch in the first impedance adjustment circuit currently connected to the impedance matching module 110, closing the first type of circuit switch in the second impedance adjustment circuit of the impedance matching module 110, disconnecting the first type of circuit switches in all other impedance adjustment circuits, and re-determining the bit error rate. The impedance resistance value of the second impedance adjustment circuit is less than that of the first impedance adjustment circuit. The first and second impedance adjustment circuits are arbitrary impedance adjustment circuits within the impedance matching module 110. When the second adjustment strategy is executed for the first time, the first impedance adjustment circuit is the target impedance adjustment circuit in the initial state.
[0047] The second adjustment strategy is executed once to determine a new bit error rate (BER). If the new BER is still greater than the preset threshold, the second adjustment strategy is executed again. This process is repeated until the BER is determined to be less than or equal to the preset threshold after one iteration of the second adjustment strategy. Specifically, when the BER is determined to be greater than the preset threshold, the impedance resistance value of the impedance matching module 110 is gradually reduced until the BER is less than or equal to the preset threshold.
[0048] Each time the second adjustment strategy is executed, the impedance adjustment circuit with a smaller connected impedance resistance value is replaced. This can be done by decreasing the impedance resistance values of the resistors in the multiple impedance adjustment circuits sequentially from large to small, or by decreasing them at intervals. This embodiment does not specify a particular limitation.
[0049] Furthermore, since abnormal image quality may be caused by other factors, simply adjusting the impedance resistance value of the impedance matching module 110 cannot improve the situation. To avoid slowing down the display panel's response speed due to excessive execution of the second adjustment strategy, a preset number of adjustments is set. If the bit error rate still exceeds a preset threshold after repeatedly executing the second adjustment strategy to the preset number of adjustments, an error is reported. Simultaneously with the error report, the second impedance adjustment circuit after the current execution of the second adjustment strategy can remain connected, or the preset impedance adjustment circuit in the impedance matching module 110 can be adjusted to be connected. The preset number of adjustments for the second adjustment strategy can be the same as or different from the preset number of adjustments for the first adjustment strategy in the above embodiment.
[0050] In one embodiment, if the bit error rate calculated by the control module 120 is greater than a preset threshold, the first adjustment strategy and the second adjustment strategy are executed alternately until the bit error rate is less than or equal to the preset threshold after one execution of the first adjustment strategy or the second adjustment strategy. The first adjustment strategy and the second adjustment strategy are the execution strategies described in the above embodiments, and the manner in which the first adjustment strategy and the second adjustment strategy are executed is as described in the above embodiments, so they will not be described in detail again.
[0051] The alternating execution of the first and second adjustment strategies can be either first executing the first adjustment strategy and then executing the second adjustment strategy, or first executing the second adjustment strategy and then executing the first adjustment strategy.
[0052] Furthermore, each time a certain adjustment strategy is executed, it can be executed only once before switching to another adjustment strategy, or each adjustment strategy can be executed continuously multiple times before switching to another adjustment strategy, until the bit error rate is less than or equal to a preset threshold. When each adjustment strategy is executed continuously multiple times, the number of consecutive executions for different adjustment strategies can be the same or different. For example, the execution of the first adjustment strategy three times consecutively can be alternated with the execution of the second adjustment strategy, or the execution of the first adjustment strategy twice consecutively can be alternated with the execution of the second adjustment strategy. After switching, the number of consecutive executions for the same adjustment strategy can also be selected to be different. For example, the first adjustment strategy can be executed twice consecutively, then the second adjustment strategy twice consecutively, and then the first adjustment strategy three times consecutively.
[0053] Furthermore, since abnormal image quality may be caused by other factors, simply adjusting the impedance resistance value of the impedance matching module 110 is insufficient to improve the situation. To avoid slowing down the display panel's response speed due to excessive execution of the first or second adjustment strategy, a preset number of adjustments is set. If the bit error rate still exceeds a preset threshold after alternating between the first and second adjustment strategies to the preset number of adjustments, an error is reported. Simultaneously with the error report, the second impedance adjustment circuit following the currently executed adjustment strategy can remain connected, or the preset impedance adjustment circuit in the impedance matching module 110 can be adjusted to be connected. The preset number of adjustments for alternating between the first and second adjustment strategies can be the same as or different from the preset number of adjustments for the first and second adjustment strategies in the above embodiment.
[0054] In one embodiment, the impedance matching module 110 includes only one impedance adjustment circuit. Each impedance adjustment circuit includes a second type of circuit switch and a variable resistor. The first type of circuit switch is a switching element similar to a MOSFET. The first terminal of the second type of circuit switch is connected to the data transmission terminal of the source driver chip, the second terminal of the second type of circuit switch is connected to the control module 120, and the third terminal of the second type of circuit switch is connected to one end of the variable resistor. The other end of the variable resistor is connected to the control module 120. The second type of circuit switch is used to control the impedance resistance value of the variable resistor in the impedance adjustment circuit.
[0055] In the initial state of the source driver chip startup, the preset target impedance adjustment circuit in the impedance matching module 110 is connected, and the impedance resistance value of the resistor in the target impedance adjustment circuit is the target resistance value. The target impedance adjustment circuit and the target resistance value can be arbitrarily set and selected, and this embodiment does not impose specific limitations.
[0056] In one embodiment, if the bit error rate calculated by the control module 120 is greater than a preset threshold, three adjustment strategies are employed, similar to those in the embodiments described above: one is to continuously increase the impedance resistance value of the variable resistor in the impedance adjustment circuit; another is to continuously decrease the impedance resistance value of the variable resistor in the impedance adjustment circuit; and the third is to alternately increase and decrease the impedance resistance value of the variable resistor in the impedance adjustment circuit. The method of adjusting the impedance resistance value, the alternation method, and the method of stopping the adjustment strategy are the same as in the embodiments described above, and therefore will not be elaborated further.
[0057] In this embodiment, the choice of whether to change the impedance is determined by the bit error rate calculation. After calibration by the control module 120, the output impedance is compensated for at different temperatures. The appropriate impedance is selected, which has high compatibility and achieves the effect of adaptive impedance matching, thus avoiding display abnormalities caused by impedance mismatch.
[0058] Please see Figure 2 This application provides a display panel driving device, including a Tcon (transmitter) and a Driver (receiver). The Driver (receiver) includes an impedance matching module, an EQ module (equalizer module), a CDR module (clock recovery module), a Monitor module (monitoring module), and a Logic module (logic control module). The impedance matching module is as follows... Figure 3 As shown, the impedance matching module includes MOSFETs Q1, Q2…Qn and resistors R1, R2…Rn, where n is a positive integer and its value is not limited, depending on the actual situation. The switching of the MOSFETs is controlled by the internal logic module of the driver. When a certain impedance is selected, the logic module controls the corresponding MOSFET to close and conduct, while the other MOSFETs are turned off. The value of Rn is also not limited. For example, R1 = 100Ω, R = 95Ω…, Ri = 100-5i (i = n / 2), Ri+1 = 105Ω, Ri+2 = 110Ω…, Rn = 100+5*(ni), n≥4.
[0059] In this process, Tcon sends a first number of drive signals to the Driver. The signals pass through the impedance matching module and then to the EQ module for equalization. The CDR module then parses the data to obtain a second number of drive data. The Monitor module calculates the bit error rate based on the first number of drive signals and the second number of drive data. The Monitor module then controls the impedance matching module based on the calculated bit error rate.
[0060] Among them, such as Figure 4 As shown, the steps for adjusting the impedance matching module in the driver are as follows:
[0061] S1. After power-on, the Monitor module checks the bit error rate every T cycles (preset cycle). The cycle T is controlled and set by the register, and can be set according to the actual situation.
[0062] S2. Set a preset threshold M for the bit error rate. When the bit error rate detected by the Monitor module is greater than M, proceed to the next step; if it is less than M, the Monitor module continues with step S1.
[0063] S3. When the error rate is greater than M, the Logic module controls the currently connected MOS transistor to disconnect and the MOS transistor with a larger impedance to close. Then the Monitor module detects the bit error rate. If it is greater than M, the MOS transistor connected to the larger impedance resistor is closed. If it is less than M, the monitoring returns to step 1. The above steps are repeated P times. If the bit error rate is still greater than M after P is greater than three times, step S4 is executed.
[0064] S4. After the Logic module controls the currently connected MOS transistor to disconnect and the MOS transistor with a smaller impedance to close, the Monitor module detects the bit error rate and determines whether the bit error rate is greater than M. If it is, the MOS transistor connected to the smaller impedance resistor is closed. If the bit error rate is less than M, the system returns to step S1 to monitor the bit error rate.
[0065] S5. Repeat the above steps Q times. If the bit error rate is still greater than M after P is greater than three times, the Logic module controls the MOS transistor to set the default impedance and reports an error.
[0066] It should be noted that there are no requirements for the process of increasing or decreasing impedance, and the order can be changed.
[0067] This application provides a display panel driving method, applied to the display panel driving system including an impedance matching module in the above embodiments. The impedance matching module includes at least one impedance adjustment circuit, and the at least one impedance adjustment circuit has different impedance resistance values. The method includes the following steps:
[0068] Receive the first number of drive signals;
[0069] The second number of drive data is obtained by analyzing the drive signal;
[0070] The bit error rate is determined based on the first number of drive signals and the second number of drive data;
[0071] If the bit error rate is greater than a preset threshold, the impedance adjustment circuit connected in the impedance matching module is adjusted until the bit error rate re-determined after adjustment is less than or equal to the preset threshold.
[0072] In one embodiment, the step of adjusting the impedance adjustment circuit connected in the impedance matching module until the re-determined bit error rate after adjustment is less than or equal to the preset threshold if the bit error rate is greater than the preset threshold includes: if the bit error rate is greater than the preset threshold, connecting the impedance adjustment circuit with a larger impedance resistance value in the impedance matching module until the bit error rate determined after a certain adjustment is less than or equal to the preset threshold; or,
[0073] If the bit error rate is greater than a preset threshold, then the impedance adjustment circuit with a smaller impedance resistance value in the impedance matching module is connected until the bit error rate determined after a certain adjustment is less than or equal to the preset threshold; or,
[0074] If the bit error rate is greater than a preset threshold, the impedance adjustment circuit with a larger impedance resistance value in the impedance matching module and the impedance adjustment circuit with a smaller impedance resistance value in the impedance matching module are executed alternately until the bit error rate determined after a certain adjustment is less than or equal to the preset threshold.
[0075] Wherein, if the impedance matching module includes multiple parallel-connected impedance adjustment circuits, each impedance adjustment circuit includes a first type of circuit switch and a resistor connected to the first type of circuit switch, the first type of circuit switch being used to control the opening and closing of the impedance adjustment circuit to which it is located. If the bit error rate (BER) is greater than a preset threshold, a first adjustment strategy is executed once. The first adjustment strategy is to disconnect the first impedance adjustment circuit connected to the impedance matching module, connect the second impedance adjustment circuit of the impedance matching module, and redetermine the BER. The impedance resistance value of the second impedance adjustment circuit is greater than the impedance resistance value of the first impedance adjustment circuit. The first adjustment strategy is repeated until the BER is less than or equal to the preset threshold after a certain first adjustment strategy. If the BER is greater than the preset threshold, a second adjustment strategy is executed once. The second adjustment strategy is to disconnect the third impedance adjustment circuit connected to the impedance matching module, connect the fourth impedance adjustment circuit of the impedance matching module, and redetermine the BER. The impedance resistance value of the fourth impedance adjustment circuit is less than the impedance resistance value of the third impedance adjustment circuit. The second adjustment strategy is repeated until the BER is less than or equal to the preset threshold after a certain second adjustment strategy. If the bit error rate is greater than a preset threshold, the first adjustment strategy and the second adjustment strategy are executed alternately until the bit error rate is less than or equal to the preset threshold after a certain execution of the first adjustment strategy or the second adjustment strategy.
[0076] If the impedance matching module includes an impedance adjustment circuit, the impedance adjustment circuit includes a second type of circuit switch and a variable resistor connected to the second type of circuit switch, the second type of circuit switch being used to control the impedance resistance value of the variable resistor in the impedance adjustment circuit. If the bit error rate is greater than a preset threshold, the impedance resistance value of the variable resistor in the impedance adjustment circuit is gradually increased until the bit error rate determined after a certain adjustment is less than or equal to the preset threshold; or, if the bit error rate is greater than the preset threshold, the impedance resistance value of the variable resistor in the impedance adjustment circuit is gradually increased until the bit error rate determined after a certain adjustment is less than or equal to the preset threshold; or, if the bit error rate is greater than the preset threshold, the impedance resistance value of the variable resistor in the impedance adjustment circuit is alternately increased and decreased until the bit error rate determined after a certain adjustment is less than or equal to the preset threshold.
[0077] In the above embodiments, the descriptions of each embodiment have different focuses. For parts not described in detail in a certain embodiment, please refer to the relevant descriptions in other embodiments.
[0078] In some embodiments of this application, a display device is provided, which applies the control method of the display panel described in any one of the above claims.
[0079] The technical features of the above embodiments can be combined in any way. For the sake of brevity, not all possible combinations of the technical features in the above embodiments are described. However, as long as there is no contradiction in the combination of these technical features, they should be considered to be within the scope of this specification.
[0080] The above provides a detailed description of a display panel driving system, method, and display device provided in the embodiments of this application. Specific examples have been used to illustrate the principles and implementation methods of the present invention. The description of the above embodiments is only for the purpose of helping to understand the method and core ideas of the present invention. At the same time, for those skilled in the art, there will be changes in the specific implementation methods and application scope based on the ideas of the present invention. Therefore, the content of this specification should not be construed as a limitation of the present invention.
Claims
1. A display panel driving system characterized by comprising: The application relates to a signal transmission device. The application relates to a signal transmission device. The application relates to a signal transmission device. The application relates to a signal transmission device. The application relates to a signal transmission device.
2. The display panel driving system according to claim 1, wherein The application relates to a signal transmission device.
3. The display panel driving system according to claim 2, wherein The application relates to a signal transmission device.
4. The display panel driving system according to claim 3, wherein The application relates to a signal transmission device.
5. The display panel driving system according to claim 4, wherein The application relates to a signal transmission device.
6. The display panel driving system according to claim 1, wherein The application relates to a signal transmission device.
7. The display panel driving system according to claim 6, wherein The control module is configured to: If the bit error rate (BER) is greater than a preset threshold, control the variable resistor in the impedance adjustment circuit to gradually increase the impedance resistance value until the BER determined after a certain adjustment is less than or equal to the preset threshold; or, if the BER is greater than the preset threshold, control the variable resistor in the impedance adjustment circuit to gradually decrease the impedance resistance value until the BER determined after a certain adjustment is less than or equal to the preset threshold; or, if the BER is greater than the preset threshold, control the variable resistor in the impedance adjustment circuit to alternately increase and decrease the impedance resistance value until the BER determined after a certain adjustment is less than or equal to the preset threshold.
8. A display panel driving method, comprising: An application in a display panel driving system including an impedance matching module, the impedance matching module comprising at least one impedance adjustment circuit, the at least one impedance adjustment circuit having different impedance resistance values, including: Receive the first number of drive signals; The second number of drive data is obtained by parsing the equalized drive signal; The bit error rate is determined based on the first number of drive signals and the second number of drive data; If the bit error rate is greater than a preset threshold, the impedance adjustment circuit connected in the impedance matching module is adjusted to compensate for the output impedance at different temperatures until the bit error rate re-determined after adjustment is less than or equal to the preset threshold; if the bit error rate is less than or equal to the preset threshold, there is no need to adjust the impedance matching module.
9. The display panel driving method according to claim 8, wherein If the bit error rate is greater than a preset threshold, the impedance adjustment circuit connected in the impedance matching module is adjusted until the bit error rate re-determined after adjustment is less than or equal to the preset threshold, including: If the bit error rate is greater than a preset threshold, then the impedance adjustment circuit with a larger impedance resistance value in the impedance matching module is connected until the bit error rate determined after a certain adjustment is less than or equal to the preset threshold; or, If the bit error rate is greater than a preset threshold, then the impedance adjustment circuit with a smaller impedance resistance value in the impedance matching module is connected until the bit error rate determined after a certain adjustment is less than or equal to the preset threshold; or, If the bit error rate is greater than a preset threshold, the impedance adjustment circuit with a larger impedance resistance value in the impedance matching module and the impedance adjustment circuit with a smaller impedance resistance value in the impedance matching module are executed alternately until the bit error rate determined after a certain adjustment is less than or equal to the preset threshold.
10. A display device, characterized by comprising: The display device uses the display panel driving system as described in any one of claims 1-7.
Citation Information
Patent Citations
Timing controller, driving method thereof, and display device
CN109192127A
Impedance matching circuit and related method thereof
US20080079511A1