Structure and implementation method of multifunctional interface

By designing a multi-functional interface structure and adjusting pin parameters using software, the problem of mutual interference between UART and ADC signals in the monitor interface was solved, achieving stable data transmission and convenient operation, while reducing hardware requirements and costs.

CN116320227BActive Publication Date: 2026-04-10BEIJING TIMES OSEE TECH CO LTD
View PDF 1 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
BEIJING TIMES OSEE TECH CO LTD
Filing Date
2023-04-06
Publication Date
2026-04-10

AI Technical Summary

Technical Problem

The existing monitor interface suffers from interference between UART and ADC signals during data transmission, leading to data corruption and inconvenient frequent switching operations.

Method used

Design a multi-functional interface structure that includes a headphone jack, a UART channel, an ADC channel, and a control device. By adjusting the pin parameters through software, multiple functions can be achieved, reducing hardware usage and optimizing data transmission sequence.

Benefits of technology

It achieves stable data transmission and convenient operation, reduces hardware requirements, and lowers equipment development and costs.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN116320227B_ABST
    Figure CN116320227B_ABST
Patent Text Reader

Abstract

The application discloses a structure and implementation method of a multifunctional interface, and relates to the technical field of single-port multifunction, which comprises an earphone interface, a UART channel, an ADC channel and a control device; the earphone interface comprises a grounding pin and two data channel pins; the UART channel comprises two UART interfaces; any UART interface is connected with the pin of any data channel; the ADC channel comprises two ADC interfaces; any ADC interface is connected with the pin of any data channel; the control device comprises a processor and a memory, the processor is connected with the memory, and the processor is electrically connected with the pins of the two data channels. The application changes pin parameters through software to reduce the pins of a chip, facilitates the packaging of the chip, changes the functions of the pins through software to make one interface realize multiple functions, reduces the use of hardware, facilitates the formation of equipment and the saving of cost.
Need to check novelty before this filing date? Find Prior Art

Description

TECHNICAL FIELD

[0001] The present application relates to the technical field of single-port multifunction, more particularly to a structure and implementation method of a multifunction interface. BACKGROUND

[0002] As a display terminal of a closed-circuit monitoring system, a monitor is an indispensable part of the monitoring system in addition to a camera. For a long time, monitors have been mainly applied to financial, jewelry store, hospital, subway, railway station, airport, exhibition hall, commercial office building, leisure and entertainment place and the like for security and protection; in addition, they have been applied to entertainment such as a studio and a recording studio, and with the development of economy, the performance and function requirements of the monitor are increasing, but in order to use conveniently and be beautiful, the monitor has few outgoing interfaces, so that many functions are often realized in one outgoing interface.

[0003] The existing monitor uses a 2.5 earphone hole as an external interface for image data transmission. Due to the working nature of the monitor, a UART (Universal Asynchronous Receiver / Transmitter) is usually integrated in the communication interface connection for converting data to be transmitted between serial communication and parallel communication to complete the color function of the monitor, so as to ensure more clear and accurate display of the surface switching. When working, the displayed picture usually needs to be switched and adjusted, and frequent switching operation at the monitor causes inconvenience to the user, so a key circuit based on ADC is introduced in the interface to realize detection of multiple keys through an ADC channel, and the keys are identified according to the obtained voltage value to complete the switching of the interface. However, the two signals will affect each other during data transmission, causing data confusion, so how to solve the above problems is a problem that needs to be solved by the person skilled in the art. SUMMARY

[0004] Therefore, the present application provides a structure and implementation method of a multifunction interface to solve the above problems.

[0005] In order to achieve the above purpose, the present application provides the following technical scheme:

[0006] A structure of a multifunction interface comprises:

[0007] An earphone interface comprising a ground pin and two data channel pins;

[0008] A UART channel comprising two UART interfaces; any UART interface is connected to the pin of any data channel;

[0009] An ADC channel comprises two ADC interfaces; any ADC interface is connected with the pin of any data channel;

[0010] A control device comprises a processor and a memory, the processor is connected with the memory, and the processor is electrically connected with the pin of the two data channels.

[0011] Optionally, the ADC interface comprises a first input interface ADC1 and a second input interface ADC2; a key input circuit is arranged between the first input interface ADC1 and the second input interface ADC2.

[0012] Optionally, the first input interface ADC1 and the second input interface ADC2 are both provided with a voltage correction circuit.

[0013] Optionally, the memory stores a communication rule, which is used to determine the transmission sequence of the data channel.

[0014] A multifunctional interface implementation method, and the specific steps are as follows:

[0015] It is determined whether the interface types of the received data and the to-be-received data are consistent; if yes, the transmission is continued; if not, the communication rule is called;

[0016] The data is received according to the communication rule.

[0017] Optionally, during the data receiving process, if the interface type of the received data is switched, the parameters of the pins of the data channel are correspondingly set.

[0018] Optionally, the steps of the ADC interface data transmission are as follows:

[0019] The parameters of the pins of the data channel are set;

[0020] The voltage values of the two ADC interfaces are read respectively;

[0021] The key recognition is performed according to the voltage values.

[0022] Optionally, the steps of the UART interface data transmission are as follows:

[0023] The parameters of the pins of the data channel are set;

[0024] The sending data is received and verified;

[0025] If the verification is successful, the sending data is processed; if the verification fails, an error signal is returned.

[0026] Compared with the prior art, the application discloses a structure and an implementation method of a multifunctional interface, a pin parameter is changed by software to reduce pins of a chip, facilitate packaging of the chip, and change the function by changing the pin parameter by software, so that one interface realizes multiple functions, reduces use of hardware, and facilitates molding of equipment and cost saving. BRIEF DESCRIPTION OF DRAWINGS

[0027] In order to more clearly illustrate the technical solutions in the embodiments of the present application or the prior art, the following will briefly introduce the drawings needed to be used in the embodiments or the prior art description. Obviously, the drawings in the following description only constitute a part of the embodiments of the present application, and for those skilled in the art, other drawings can be obtained without creative labor on the basis of the provided drawings.

[0028] Figure 1 Fig. 2 is a structure schematic diagram of a 2.5 earphone interface of the present application;

[0029] Figure 2 Fig. 4 is a structure schematic diagram of an ADC input circuit of the present application. DETAILED DESCRIPTION

[0030] The technical solutions in the embodiments of the present application will be described clearly and completely below with reference to the drawings in the embodiments of the present application. Obviously, the described embodiments only constitute a part of the embodiments of the present application, rather than all the embodiments. Based on the embodiments in the present application, all other embodiments obtained by those skilled in the art without creative labor fall within the scope of protection of the present application.

[0031] The embodiments of the present application disclose a structure of a multifunctional interface, as shown in Fig. 1, which comprises: Figure 1

[0032] an earphone interface comprising a ground pin and two data channel pins, which are a first data channel pin and a second data channel pin;

[0033] a UART channel comprising two UART interfaces, which are a UART input channel and a UART output channel; the UART input channel is connected with the first data channel pin; and the UART output channel is connected with the second data channel pin;

[0034] an ADC channel comprising two ADC interfaces, which are a first input interface ADC1 and a second input interface ADC2; the first input interface ADC1 is connected with the first data channel pin; and the second input interface ADC2 is connected with the second data channel pin;

[0035] ​The control device comprises a processor and a memory, the processor is connected with the memory, and the processor is electrically connected with pins of two data channels;

[0036] The processor comprises an ADC processing module, a UART processing module, a data interface switching module, etc.

[0037] The ADC processing module comprises a voltage correction module and a key recognition module; the voltage correction module is used for correcting the acquired voltage value; the key recognition module is used for recognizing the key according to the corrected voltage value and determining the represented function.

[0038] The UART processing module comprises a parameter configuration module, a received data checking module and a UART data processing module.

[0039] The parameter configuration module is used for configuring the UART parameters according to the performance of both parties of the received data.

[0040] The received data checking module is used for checking the received data according to the checking data generated by the sending end to obtain valid data.

[0041] The UART data processing module is used for processing the valid data to complete the color comparison of the head monitor.

[0042] The data interface switching module comprises an interface recognition module, a judging module and a data channel parameter configuration module.

[0043] The interface recognition module is used for recognizing the interface of the received data.

[0044] The judging module is used for judging whether to switch the data receiving interface according to the recognized interface of the received data, the category of the received data interface and the communication rule.

[0045] The data channel parameter configuration module is used for configuring the parameters of the data channel pins according to the receiving interface determined by the judging module.

[0046] The memory stores the communication rule, which is used for judging the transmission sequence of the data channel; wherein, the communication rule comprises:

[0047] If there is no received data, the received data is directly received;

[0048] If there is received data, the interface type of the received data is judged, and the data is received according to the type;

[0049] If the received data is ADC interface data, the ADC interface data is normally transmitted;

[0050] If the received data is UART interface data, the UART interface data is interrupted, and the ADC interface data is received.

[0051] If the data to be received is UART interface data, the received data is UART interface data, and the data is transmitted normally.

[0052] If the data to be received is UART interface data, the received data is ADC interface data, and the UART interface data is received after the ADC interface data is received.

[0053] In the embodiment, as shown in FIG. 1, a key input circuit is arranged between the first input interface ADC1 and the second input interface ADC2; a voltage correction circuit is arranged at each of the first input interface ADC1 and the second input interface ADC2; the key input is in a matrix type; and the voltage correction circuit comprises a first resistor, a second resistor, and a first capacitor. Figure 2

[0054] The embodiment further comprises a multifunctional interface implementation method, and the specific steps are as follows.

[0055] Step 1: judging whether the interface types of the received data and the data to be received are consistent, if yes, continuing to transmit; if not, calling a communication rule;

[0056] Step 2: receiving data according to the communication rule.

[0057] In Step 2, when the interface type of the received data is switched, the parameters of the pins of the data channel are set correspondingly, in the UART interface data receiving, the first data channel pin is output and the second data channel pin is input; in the ADC interface data receiving, both are input pins.

[0058] The steps of the ADC interface data transmission are as follows.

[0059] Step 211: when it is determined that the data is transmitted by the ADC interface, setting the parameters of the pins of the data channel;

[0060] Step 212: reading the voltage values of the two ADC interfaces respectively;

[0061] Step 213: identifying the key according to the voltage values.

[0062] In Step 212, the voltage is obtained through the matrix key, and then the obtained voltage is corrected according to the error gain.

[0063] In the embodiment, the error gain is the actual sampling value corresponding to the voltage output by the voltage correction circuit when the key circuit is not operated / theoretical sampling value corresponding to the theoretical output value of the voltage correction circuit when the key circuit is not operated;

[0064] ​Corrected voltage = (actual output value of the key circuit / maximum output value of the ADC channel) / error gain * voltage correction circuit theoretical sampling value when the key circuit is not operated.

[0065] In step 213, the key is identified according to the mapping function of the corrected voltage and the preset voltage interval.

[0066] In this embodiment, the steps of the UART interface data transmission are as follows:

[0067] In step 221, when it is determined that the UART interface data is transmitted, the pin of the data channel is parameter set and the UART parameter is configured.

[0068] In step 222, the sent data is received and verified, if the verification is successful, the sent data is processed, if the verification fails, an error signal is returned.

[0069] In step 222, after receiving the to-be-received data containing the check data, the data bit data of the to-be-received data is verified by using the check data, and after the verification is passed, the to-be-received data is processed into valid data.

[0070] If the verification fails, it is judged whether the to-be-received data exceeds the preset maximum retransmission times, if yes, the transmission of the to-be-received data is stopped, if not, the to-be-received data is retransmitted by using the current channel.

[0071] When the sending end judges that the data transmission is successful according to the feedback information, the to-be-received data of the sending buffer area is released.

[0072] In the specification, each embodiment is described in a progressive manner, and each embodiment mainly explains the difference from other embodiments, and the same or similar parts of each embodiment can be referred to each other.

[0073] The above description of the disclosed embodiments enables a person skilled in the art to implement or use the present application. Various modifications to these embodiments will be apparent to those skilled in the art, and the general principles defined herein can be implemented in other embodiments without departing from the spirit or scope of the present application. Therefore, the present application will not be limited to these embodiments shown herein, but will conform to the widest scope consistent with the principles and novel features disclosed herein.

Claims

1. A structure with a multifunctional interface, characterized by, The earphone interface comprises a ground pin and two data channel pins. The UART channel comprises two UART interfaces. Any UART interface is connected to any data channel pin. The ADC channel comprises two ADC interfaces. Any ADC interface is connected to any data channel pin. The control device comprises a processor and a memory, the processor is connected to the memory, and the processor is electrically connected to the pins of the two data channels. The ADC interface comprises a first input interface ADC1 and a second input interface ADC2, and a key input circuit is arranged between the first input interface ADC1 and the second input interface ADC2. The memory stores a communication rule for judging the transmission sequence of the data channel. If there is no received data, the to-be-received data is directly received. If there is received data, the type of the to-be-received data is judged, and data is received accordingly. If the to-be-received data is ADC interface data and the received data is ADC interface data, the data is normally transmitted. If the to-be-received data is ADC interface data and the received data is UART interface data, the UART interface data is interrupted, and the ADC interface data is received. If the to-be-received data is UART interface data and the received data is UART interface data, the data is normally transmitted. If the to-be-received data is UART interface data and the received data is ADC interface data, the UART interface data is received after the reception of the ADC interface data is completed. The processor comprises a data interface switching module, which comprises an interface identification module, a judgment module and a data channel parameter configuration module. The interface identification module is used for identifying the interface of the to-be-received data. The judgment module is used for judging whether to switch the data receiving interface according to the type of the interface of the to-be-received data and the received data and the communication rule. The data channel parameter configuration module is used for corresponding configuration of the parameters of the data channel pins according to the receiving interface determined by the judgment module.

2. The structure with multi-functional interface according to claim 1, characterized in that, The first input interface ADC1 and the second input interface ADC2 are both provided with voltage correction circuits.

3. A method for implementing a multi-functional interface, applied to a structure with a multi-functional interface as claimed in claim 1, characterized in that, The specific steps are as follows: It is judged whether the types of the to-be-received data and the received data are consistent, if yes, the transmission is continued, and if not, the communication rule is called. Data is received according to the communication rule. During the data receiving process, if the type of the data receiving interface is switched, the parameters of the data channel pins are correspondingly set. The steps of the ADC interface data transmission are as follows: The parameters of the data channel pins are set. The voltage values of the two ADC interfaces are read respectively. The key is identified according to the voltage values.

4. The method of claim 3, wherein, The steps of the UART interface data transmission are as follows: The parameters of the data channel pins are set. The sending data is received and verified. If the verification is successful, the sending data is processed, and if the verification fails, an error signal is returned.

Citation Information

Patent Citations

  • Multifunctional data line, switching circuit and switching method

    CN110247265A