Display module and electronic device
By setting a reference voltage transmission signal line on the driver circuit board, the reference voltage generated by the main driver chip is consistently transmitted to the gamma voltage generation modules of all driver chips, solving the display split-screen problem caused by the lack of synchronization of multiple Source ICs and improving the display effect of the display panel.
Patent Information
- Application Number
- CN202310627990.0
- Authority / Receiving Office
- CN · China
- Patent Type
- Patents(China)
- Current Assignee / Owner
- Filing Date
- 2023-05-30
- Publication Date
- 2025-09-12
- Estimated Expiration
- 2043-05-30
AI Technical Summary
In the prior art, the display split-screen problem caused by the asynchrony between multiple Source ICs affects the display effect.
By setting a reference voltage transmission signal line on the driver circuit board, the reference voltage generated by the main driver chip is consistently transmitted to the gamma voltage generation modules of all driver chips, ensuring that the environment and action behavior of each gamma voltage generation module are consistent, and cutting off the signal transmission path between the main driver chip and the slave driver chip.
Without increasing the difficulty of design and process, the display split-screen problem is solved and the display effect of the display panel is improved.
Smart Images

Figure CN116665587B_ABST
Abstract
Description
Technical Field
[0001] The present disclosure relates to the field of display technology, and in particular to a display module and an electronic device. Background Art
[0002] As users' demands for enhanced display quality continue to rise for medium- and large-sized display devices, Real RGB pixel design can provide a better viewing experience. Therefore, these display panels require their driver ICs (source ICs) to support more source channels. However, due to factors such as IC cost and size, the number of supported channels cannot be increased indefinitely. To address this issue, current designs utilize multiple source ICs to control individual data channels.
[0003] To ensure a good display effect, the theoretical requirement is that the working status of multiple source ICs is completely synchronized and consistent. If there are differences in the driving voltages generated by the source ICs, the display panel will have poor split-screen performance, seriously affecting the display effect. Summary of the Invention
[0004] The purpose of the embodiments of the present disclosure is to provide a display module and an electronic device to solve the display split-screen problem caused by the lack of synchronization between multiple Source ICs in the prior art.
[0005] The embodiments of the present disclosure adopt the following technical solution: a display module, comprising at least: a display panel, wherein a plurality of driver chips are arranged in a peripheral area of the display panel, wherein all the driver chips include at least one main driver chip, and each of the driver chips includes at least a reference voltage management module and a gamma voltage generation module, and the reference voltage management module of the main driver chip is used to generate a reference voltage; a driver circuit board, wherein the driver circuit board includes at least a reference voltage transmission signal line, wherein the reference voltage transmission signal line is connected to the output end of the reference voltage management module of the main driver chip, and the reference voltage transmission signal line is connected to the input end of the gamma voltage generation module of all the driver chips, so as to transmit the reference voltage generated by the main driver chip to the gamma voltage generation modules of all the driver chips.
[0006] In some embodiments, the reference voltage includes at least a first reference voltage and a second reference voltage.
[0007] In some embodiments, the reference voltage transmission signal line includes at least a first transmission signal line and a second transmission signal line; wherein, the first transmission signal line is connected to the first output end of the reference voltage management module of the main driver chip, and the first transmission signal line is connected to the first input end of the gamma voltage generation module of all the driver chips, so as to transmit the first reference voltage generated by the main driver chip to the gamma voltage generation modules of all the driver chips; the second transmission signal line is connected to the second output end of the reference voltage management module of the main driver chip, and the second transmission signal line is connected to the second input end of the gamma voltage generation module of all the driver chips, so as to transmit the second reference voltage generated by the main driver chip to the gamma voltage generation modules of all the driver chips.
[0008] In some embodiments, there is no signal transmission path between the reference voltage management module of the main driving chip and the gamma voltage generation module of the main driving chip.
[0009] In some embodiments, all the driver chips except the master driver chip are slave driver chips; and there is no signal transmission path between the reference voltage management module of the slave driver chip and the reference voltage transmission signal line.
[0010] In some embodiments, the display module also includes: a transfer circuit board, which is used to connect the display panel and the driver circuit board, and multiple groups of transfer circuits are arranged on the transfer circuit board, one end of the transfer circuit is connected to the input end or output end of the driver chip, and the other end of the transfer circuit is connected to the reference voltage transmission signal line.
[0011] In some embodiments, the transfer circuit board is a flexible circuit board.
[0012] In some embodiments, the display panel has a size greater than or equal to 8 inches.
[0013] In some embodiments, the number of the driver chips is greater than or equal to 3.
[0014] An embodiment of the present disclosure further provides an electronic device, which at least includes the above-mentioned display module.
[0015] The beneficial effects of the embodiments of the present disclosure are as follows: the reference voltage generated on the main driver chip is transmitted through the reference voltage transmission signal line set on the driver circuit board, so that the transmission path of the reference voltage received by the gamma voltage generation modules of all driver chips including the main driver chip is consistent, so that the environment and action behavior of each gamma voltage generation module when generating gamma voltage according to the reference voltage will also be consistent, which can solve the display split-screen problem without increasing the design and process difficulty, and improve the display effect of the display panel. BRIEF DESCRIPTION OF THE DRAWINGS
[0016] In order to more clearly illustrate the embodiments of the present disclosure or the technical solutions in the prior art, the following briefly introduces the drawings required for use in the embodiments or the description of the prior art. Obviously, the drawings described below are only some embodiments recorded in the present disclosure. For ordinary technicians in this field, other drawings can be obtained based on these drawings without paying any creative labor.
[0017] Figure 1 This is a schematic diagram of the design of multiple driver chips in a conventional design;
[0018] Figure 2 This is another design diagram of multiple driver chips in a conventional design;
[0019] Figure 3 This is a schematic diagram of the design of the display module in the first embodiment of the present disclosure;
[0020] Figure 4 A schematic diagram of reference voltage generation inside the main driver chip in the first embodiment of the present disclosure;
[0021] Figure 5 Schematic diagram of receiving a reference voltage from inside a driver chip in the first embodiment of the present disclosure;
[0022] Figure 6 Schematic diagram of the arrangement of the reference voltage transmission signal line in the first embodiment of the present disclosure. DETAILED DESCRIPTION
[0023] Various aspects and features of the present disclosure are described herein with reference to the accompanying drawings.
[0024] It should be understood that various modifications may be made to the embodiments disclosed herein. Therefore, the above description should not be considered as limiting, but merely as an example of an embodiment. Other modifications within the scope and spirit of the present disclosure will occur to those skilled in the art.
[0025] The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate embodiments of the present disclosure and, together with the general description of the present disclosure given above and the detailed description of the embodiments given below, serve to explain the principles of the present disclosure.
[0026] These and other characteristics of the present disclosure will become apparent from the following description of a preferred form of embodiment given as a non-limiting example with reference to the accompanying drawings.
[0027] It should also be understood that although the present disclosure has been described with reference to certain specific examples, those skilled in the art will be able to realize many other equivalent forms of the present disclosure that have the features of the claims and are therefore within the scope of protection defined thereby.
[0028] The above and other aspects, features and advantages of the present disclosure will become more apparent from the following detailed description when taken in conjunction with the accompanying drawings.
[0029] Specific embodiments of the present disclosure will be described hereinafter with reference to the accompanying drawings; however, it should be understood that the claimed embodiments are merely examples of the present disclosure, which may be implemented in a variety of ways. Well-known and / or repetitive functions and structures are not described in detail to avoid obscuring the present disclosure with unnecessary or redundant detail. Therefore, the specific structural and functional details claimed herein are not intended to be limiting, but rather serve merely as a basis and representative basis for teaching those skilled in the art to variously employ the present disclosure with substantially any suitable detailed structure.
[0030] This description may use the phrases "in one embodiment," "in another embodiment," "in a further embodiment," or "in other embodiments," each of which may refer to one or more of the same or different embodiments according to the present disclosure.
[0031] As users' demands for enhanced display quality continue to rise for medium- and large-sized display devices, Real RGB pixel design can provide a better viewing experience. Therefore, these large-sized display panels require their driver ICs (Source ICs) to support more source channels. However, due to factors such as IC cost and size, the number of supported channels cannot be increased indefinitely. To address this issue, current designs utilize multiple source ICs to control individual data channels.
[0032] In order to ensure a good display effect, the theoretical requirement is that the working status of multiple Source ICs is completely synchronized and consistent. Figure 1 and Figure 2 The design solution can solve the problem of Source IC working state synchronization. Figure 1In the design shown, multiple Source ICs are installed on the display panel. To ensure synchronization, circuits need to be set up on the driver circuit board PCB to connect multiple Source ICs in parallel. This will increase the design difficulty of the driver circuit board. In particular, this design will lead to an increase in the total number of pins on the driver circuit board. While the overall size of the driver circuit board remains unchanged, the compressed pitch between the pins increases the manufacturing difficulty of the driver circuit board. Figure 2 The design shown in the figure is actually achieved by driving other chips pre-installed on the circuit board ( Figure 2 The chip is not shown in the figure) and simultaneously inputs reference voltages to multiple Source ICs instead of being generated by the Source ICs themselves. As a result, the motion compensation (AVC) function of the display panel cannot be used, resulting in uneven brightness of the display panel.
[0033] In order to solve the above problems, a first embodiment of the present disclosure provides a display module to solve the display split-screen problem caused by the asynchrony of multiple Source ICs in medium and large-sized devices. Figure 3 The schematic diagram of the display module design in this embodiment is shown. The display module mainly includes a display panel 100 and a driver circuit board 200. The display panel 100 mainly refers to an organic light-emitting diode (OLED) panel, which includes at least a display area and a peripheral area arranged around the display area. Multiple driver chips 10 are arranged on one side of the peripheral area. The multiple driver chips 10 include a master driver chip 11 (master). The remaining driver chips except the master driver chip 11 are all slave driver chips 12 (slave). The driver circuit board 200 is mainly used for wiring layout, as well as modules or components for implementing other functions, such as power management modules and touch function modules.
[0034] A single driver chip 10 includes at least a reference voltage management module 20 and a gamma voltage generation module 30. The reference voltage management module 20 is primarily responsible for generating a reference voltage, while the gamma voltage generation module 30 generates gamma voltages based on the reference voltages, serving as data signals for driving the display panel. In this embodiment, the reference voltages primarily include a first reference voltage VGMP and a second reference voltage VGSP. Specifically, the first reference voltage VGMP is the driving voltage for the display panel at its highest grayscale, while the second reference voltage VGSP is the driving voltage for the display panel at its lowest grayscale. Figure 4The figure shows a schematic diagram of the reference voltage generation inside the main driver chip in a conventional design. After generating the VGSP and VGMP voltages, the voltage management module inside the main driver chip directly provides the corresponding gamma voltage generation module inside it to generate the gamma voltage. At the same time, the VGSP and VGMP voltages are provided to the gamma voltage generation modules inside other slave driver chips through the paths on the driver circuit board. Figure 5 As shown in the figure, it is not difficult to see that there is a natural difference between the gamma voltage generation modules of the master driver chip and the slave driver chip when they receive the VGMP and VGSP voltages. At the same time, when the master driver chip generates the VGMP and VGSP voltages, due to the heavy load, its internal ground signal (GND) will be offset. This offset takes a certain amount of time to recover. Before recovery, there will inevitably be a difference between the gamma voltage generated by the master driver chip and the gamma voltage generated by the slave driver chip, which will cause the display to split.
[0035] Based on the above analysis, in order to solve the above split screen problem, this embodiment cuts off the path between the reference voltage management module 20 and the gamma voltage generation module 30 in the main driver chip 11, so that there is no signal transmission path between the two. Then, the input and output ports of the driver chip are used to achieve synchronization between the main driver chip and the slave driver chip. Specifically, Figure 3 As shown, a reference voltage transmission signal line 40 is provided on the driver circuit board 200. The reference voltage transmission signal line 40 is connected to the output end (output) of the reference voltage management module 20 inside the master driver chip 11, and is also connected to the input end (input) of the gamma voltage generation module 30 in all driver chips, so as to transmit the reference voltage generated by the master driver chip 11 to the gamma voltage generation modules 30 of all driver chips. The reference voltage management module 20 of the slave driver chip 12 is not connected to the reference voltage transmission signal line 40, so that the reference voltage in the slave driver chip 12 is provided by the master driver chip 11. In this embodiment, whether VGMP and VGSP are transmitted to the master driver chip 11 or to the slave driver chip 12, their transmission paths are completely consistent, and voltage is transmitted through the reference voltage transmission signal line 40. At the same time, since the gamma voltage generation module 30 of the master driver chip 11 actually receives VGMP and VGSP through the reference voltage transmission signal line 40, the reference GND inside the master driver chip 11 is sufficient to restore to its initial state. In this way, it can be fully ensured that the action behaviors of the master driver chip 11 and the slave driver chip 12 are completely consistent. In this way, the internal AVC function of the Source can be adopted without increasing the difficulty of design and process, and the problem of display split screen can be solved.
[0036] Furthermore, corresponding to the reference voltage including the first reference voltage VGMP and the second reference voltage VGSP, the reference voltage transmission signal line 40 should also include at least a first transmission signal line 41 and a second transmission signal line 42, respectively for transmitting the first reference voltage VGMP and the second reference voltage VGSP. The first transmission signal line 41 is connected to the first output terminal of the reference voltage management module 20 of the main driver chip 11, and the first transmission signal line 41 is connected to the first input terminal of the gamma voltage generation module 30 of all driver chips, for transmitting the first reference voltage generated by the main driver chip 11 to the gamma voltage generation modules 30 of all driver chips; the second transmission signal line 42 is connected to the second output terminal of the reference voltage management module 20 of the main driver chip 11, and the second transmission signal line 42 is connected to the second input terminal of the gamma voltage generation module 30 of all driver chips, for transmitting the second reference voltage generated by the main driver chip 11 to the gamma voltage generation modules 30 of all driver chips. Figure 6 A schematic diagram of the setting of the reference voltage transmission signal line 40 is shown, wherein only a schematic diagram of the connection of the reference voltage transmission signal line 40 between the master driver chip 11 and one slave driver chip 12 is shown. In actual connection, a corresponding number of leads can be set on the first transmission signal line 41 and the second transmission signal line 42 corresponding to the number of slave driver chips 12 to achieve connection with the input end of the gamma voltage generation module 30 of all driver chips.
[0037] In some embodiments, the driver circuit board 200 is typically a rigid printed circuit board PCB, which typically requires a transfer circuit board 300 as a transfer when connected to the display panel 100, which is also rigid. Specifically, the transfer circuit board 300 is used to connect the display panel 100 and the driver circuit board 200. A plurality of transfer lines are provided on the transfer circuit board, one end of each transfer line is connected to the input or output end of the driver chip 10, and the other end of the transfer line is connected to the reference voltage transmission signal line. Since the reference voltage includes VGSP and VGMP voltages, each transfer line includes two transfer lines. The transfer lines can be connected to the first output end and the second output end of the reference voltage management module 20 of the main driver chip 11, and the first input end and the second input end of the gamma voltage generation module 30 of all driver chips 10 according to actual conditions, depending on the connection position and function.
[0038] In actual implementation, the transfer circuit board 300 is a flexible circuit board FPC.
[0039] It should be noted that this embodiment primarily targets display modules with display panels sized 8 inches or larger, which typically include three or more driver chips to achieve refined display panel control. In a preferred embodiment, the number of driver chips is six, and the display panel size is typically 13 inches or larger.
[0040] In this embodiment, the reference voltage generated on the main driver chip is transmitted through a reference voltage transmission signal line provided on the driver circuit board, so that the transmission path of the reference voltage received by the gamma voltage generation modules of all driver chips including the main driver chip is consistent. In this way, the environment and action behavior of each gamma voltage generation module when generating gamma voltage according to the reference voltage will also be consistent. The display split-screen problem can be solved without increasing the difficulty of design and process, and the display effect of the display panel can be improved.
[0041] A second embodiment of the present disclosure provides an electronic device, which mainly refers to a medium or large-sized display device, such as a laptop computer, a monitor, a television, and the like, and which at least includes a display module as provided in the first embodiment of the present disclosure. The reference voltage generated on the main driver chip is transmitted via a reference voltage transmission signal line provided on a driver circuit board, so that the transmission path of the reference voltage received by the gamma voltage generation modules of all driver chips including the main driver chip is consistent. In this way, the environment and action behavior of each gamma voltage generation module when generating gamma voltage according to the reference voltage will also be consistent. This can solve the display split-screen problem without increasing the difficulty of design and process, improve the display effect of the display panel, and ensure that users have a good user experience when using the electronic device.
[0042] Although the preferred embodiments of the present disclosure have been described, those skilled in the art may make additional changes and modifications to these embodiments once they have learned the basic creative concepts. Therefore, the appended claims are intended to be interpreted as including the preferred embodiments and all changes and modifications that fall within the scope of the present disclosure.
[0043] Obviously, those skilled in the art may make various changes and modifications to the embodiments of the present disclosure without departing from the spirit and scope of the embodiments of the present disclosure. Thus, if such changes and modifications of the embodiments of the present disclosure fall within the scope of the claims of the present disclosure and their equivalents, the present disclosure is intended to include such changes and modifications.
Claims
1. A display module, characterized in that: At least: A display panel, wherein a plurality of driver chips are disposed in a peripheral area of the display panel, wherein all the driver chips include at least one main driver chip, and each of the driver chips includes at least a reference voltage management module and a gamma voltage generation module, and the reference voltage management module of the main driver chip is used to generate a reference voltage; A driving circuit board, wherein the driving circuit board includes at least a reference voltage transmission signal line, wherein the reference voltage transmission signal line is connected to the output end of the reference voltage management module of the main driving chip, and the reference voltage transmission signal line is connected to the input end of the gamma voltage generation module of all the driving chips, so as to transmit the reference voltage generated by the main driving chip to the gamma voltage generation modules of all the driving chips.
2. The display module according to claim 1, wherein: The reference voltages include at least a first reference voltage and a second reference voltage.
3. The display module according to claim 2, wherein: The reference voltage transmission signal line includes at least a first transmission signal line and a second transmission signal line; wherein, The first transmission signal line is connected to the first output terminal of the reference voltage management module of the main driver chip, and the first transmission signal line is connected to the first input terminals of the gamma voltage generation modules of all the driver chips, so as to transmit the first reference voltage generated by the main driver chip to the gamma voltage generation modules of all the driver chips; The second transmission signal line is connected to the second output end of the reference voltage management module of the main driver chip, and the second transmission signal line is connected to the second input end of the gamma voltage generation module of all the driver chips, so as to transmit the second reference voltage generated by the main driver chip to the gamma voltage generation modules of all the driver chips.
4. The display module according to claim 1, wherein: There is no signal transmission path between the reference voltage management module of the main driving chip and the gamma voltage generation module of the main driving chip.
5. The display module according to claim 1, wherein: All the driver chips except the master driver chip are slave driver chips; There is no signal transmission path between the reference voltage management module of the slave driver chip and the reference voltage transmission signal line.
6. The display module according to claim 1, wherein: The display module further includes: A transfer circuit board is used to connect the display panel and the driver circuit board. Multiple groups of transfer circuits are provided on the transfer circuit board. One end of the transfer circuit is connected to the input end or the output end of the driver chip, and the other end of the transfer circuit is connected to the reference voltage transmission signal line.
7. The display module according to claim 6, wherein: The transfer circuit board is a flexible circuit board.
8. The display module according to any one of claims 1 to 7, wherein: The size of the display panel is greater than or equal to 8 inches.
9. The display module according to claim 8, wherein: The number of the driver chips is greater than or equal to 3.
10. An electronic device, characterized in that: The electronic device comprises at least the display module according to any one of claims 1 to 9.
Citation Information
Patent Citations
Display Device And Method Of Driving The Same
CN104751762A
Cascade drive chip-based display method, display and readable storage medium
CN113963664A