一种波导集成的逻辑门器件单元、光电逻辑门及其加密传输方法

By integrating ridge waveguides and black phosphorus nanosheets on a silicon substrate, and combining optical switches and bias voltages, a multi-waveguide integrated XNOR logic gate was realized, solving the problems of multi-waveguide integration and logic encryption of optoelectronic logic gates, and supporting high-speed, wide-bandwidth secure communication.

CN117215136BActive Publication Date: 2026-07-17HANGZHOU INST FOR ADVANCED STUDY UCAS

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
HANGZHOU INST FOR ADVANCED STUDY UCAS
Filing Date
2023-09-13
Publication Date
2026-07-17

AI Technical Summary

Technical Problem

In the existing technology, optoelectronic logic gates cannot achieve multi-waveguide integration, cannot achieve XNOR logic gates, and lack logic encryption schemes for on-chip integrated optoelectronic logic gates, and cannot be compatible with silicon photonic chips in the communication band.

Method used

Using a 220nm SOI substrate, the first and third ridge waveguides are etched and an aluminum oxide layer is deposited on them. Combined with black phosphorus nanosheets (BP) and Au electrodes, photons are switched by optical switches. An encrypted transmission method based on XNOR logic gates is designed, and logic operations are realized by bias voltage and photogenerated carriers.

Benefits of technology

A logic gate device unit integrating multiple waveguides was implemented, supporting a high-speed, wide-bandwidth, and highly secure confidential communication system, and realizing the encryption and decryption transmission of XNOR logic gates.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN117215136B_ABST
    Figure CN117215136B_ABST
Patent Text Reader

Abstract

本发明的一种波导集成的逻辑门器件单元、光电逻辑门及其加密传输方法,选用220nm SOI衬底作为光子芯片的基底,在基底硅上依次刻蚀第一脊波导和第三脊波导,源电极、漏电极分别置于脊波导的两侧,在硅上沉积蒸镀氧化铝层用于隔离硅和氧化铝层上的其他结构,将BP转移到源电极、漏电极、第一脊波导和第三脊波导上,源电极贴近第一脊波导设置,漏电极贴近第三脊波导设置,BP与Au接触形成势垒区,且该势垒区供激光通过;第一脊波导和第三脊波导配设1×2的光开关,光开关的输入端接入激光,光开关的两个输出端分别连接第一脊波导和第三脊波导,其中BP为黑磷纳米片。本发明实现了XNOR逻辑门,并基于XNOR门设计了物理层加密解密方案。
Need to check novelty before this filing date? Find Prior Art