Method, electronic device and storage medium for verifying logic system design
By compiling and uploading signal encoding tables on the local host and generating a waveform database using the cloud system, the shortage of computing resources and source code security issues in chip design verification are solved, and a safe and efficient cloud computing verification process is achieved.
Patent Information
- Application Number
- CN202310101204.3
- Authority / Receiving Office
- CN · China
- Patent Type
- Patents(China)
- Current Assignee / Owner
- Filing Date
- 2023-01-18
- Publication Date
- 2025-01-17
- Estimated Expiration
- 2043-01-18
AI Technical Summary
During the chip design verification process, shortage of computing resources and too long tool chains have caused some tools to fail to make full use of computing resources, and there are concerns about source code security, especially when using EDA tools to use cloud computing.
By designing the compiled logical system on the local host to generate the compiled file and signal encoding table, upload it to the cloud system to generate a waveform database, and use the signal encoding table to perform encryption requests and data transmission of the target signal, ensuring the security of the source code.
The security of the cloud computing verification logic system design is realized, ensuring that the user's source code is not leaked, reducing the amount of data transmission between the cloud system and the local host, and improving security and efficiency.
Smart Images

Figure CN118364778B_ABST
Abstract
Description
Technical Field
[0001] The present application relates to the field of computers, and more particularly to a method, an electronic device, and a storage medium for verifying a logic system design using cloud computing. Background Art
[0002] In recent years, with the increase in the scale of chip design, local computing power is sometimes stretched during the verification process. In addition, the verification process usually involves multiple tools, such as software simulators, formal verification tools, and hardware simulators (including prototype verification devices). A complete chip design will involve more tools.
[0003] Therefore, in the chip design industry, on the one hand, some tools are short of computing resources at certain times; on the other hand, some tools cannot fully utilize computing resources because the tool chain is too long.
[0004] Therefore, putting EDA tools on the cloud as cloud computing resources has become a feasible solution to the above problems. However, the cloud-based EDA tools have also raised concerns about the security of source code. Summary of the invention
[0005] In view of this, the present application proposes a method, an electronic device and a storage medium for verifying a logic system design using cloud computing.
[0006] The first aspect of the present application provides a method for verifying a logic system design using cloud computing on a local host. The method includes: compiling the logic system design to generate a compilation file and a signal coding table, the logic system design includes multiple signals, and the signal coding table includes multiple codes corresponding to the multiple signals respectively; uploading the compilation file and the signal coding table to a cloud system to generate a waveform database corresponding to the logic system design, the waveform database includes multiple waveform data corresponding to the multiple signals; receiving a first request to read waveform data of a target signal; determining a target code of the target signal according to the signal coding table; sending a second request to the cloud system to read waveform data corresponding to the target code; and receiving waveform data corresponding to the target code from the cloud system.
[0007] The first aspect of the present application provides a method for cloud computing. The method includes: receiving a compilation file and a signal coding table of a logic system design from a local host, the compilation file and the signal coding table are generated by compiling the logic system design on the local host, the logic system design includes multiple signals, and the signal coding table includes multiple codes corresponding to the multiple signals respectively; running the compilation file to generate a waveform database corresponding to the logic system design, the waveform database includes multiple waveform data corresponding to the multiple signals; receiving a second request to read waveform data corresponding to a target code from the local host; determining a target signal corresponding to the target code according to the signal coding table; extracting waveform data corresponding to the target signal from the waveform database according to the target signal; and sending the waveform data to the local host in association with the target code.
[0008] A third aspect of the present application provides an electronic device, comprising: a memory for storing a plurality of instructions; and at least one processor for executing the plurality of instructions so that the computing system performs the method described in the first aspect or the second aspect.
[0009] A fourth aspect of the present application provides a non-transitory computer-readable storage medium, which stores a set of instructions for an electronic device, and the set of instructions is used to enable the electronic device to execute the method described in the first aspect or the second aspect. BRIEF DESCRIPTION OF THE DRAWINGS
[0010] In order to more clearly illustrate the technical solutions in the present application or the prior art, the drawings required for use in the embodiments or the description of the prior art will be briefly introduced below. Obviously, the drawings described below are only for the present application. For ordinary technicians in this field, other drawings can be obtained based on these drawings without paying any creative work.
[0011] Figure 1A A schematic diagram of an electronic device according to an embodiment of the present application is shown.
[0012] Figure 1B A schematic diagram of a cloud system according to an embodiment of the present application is shown.
[0013] Figure 1C A schematic diagram of an EDA computing system according to an embodiment of the present application is shown.
[0014] Figure 2A A schematic diagram showing the process of simulating a logic system design using cloud computing.
[0015] Figure 2B A schematic diagram showing the process of reading waveform data from a cloud system.
[0016] Figure 3 A flowchart of a method for verifying a logic system design using cloud computing on a local host according to an embodiment of the present application is shown.
[0017] Figure 4 A flow chart of a cloud computing method according to an embodiment of the present application is shown. DETAILED DESCRIPTION
[0018] In order to make the objectives, technical solutions and advantages of the present application more clearly understood, the present application is further described in detail below in combination with specific embodiments and with reference to the accompanying drawings.
[0019] It should be noted that, unless otherwise defined, the technical terms or scientific terms used in this application should be understood by people with ordinary skills in the field to which this application belongs. The words "first", "second" and similar words used in this application do not indicate any order, quantity or importance, but are only used to distinguish different components. "Include" or "comprise" and similar words mean that the elements or objects appearing before the word include the elements or objects listed after the word and their equivalents, without excluding other elements or objects. "Connect" or "connected" and similar words are not limited to physical or mechanical connections, but may include electrical connections, whether direct or indirect.
[0020] Although using cloud computing to run EDA tools to complete the verification of logic system design can accelerate the verification of logic system design, as with all cloud computing problems, how to ensure the security of the user's logic system design is an urgent problem to be solved. Unlike ordinary cloud computing, cloud computing of EDA tools has very high security requirements. Once the source code of the logic system design is leaked, it can cause losses of up to several hundred million yuan to the user. Therefore, in order to ensure the absolute security of the user's source code, the embodiment of the present application proposes a method, electronic device and storage medium for verifying the logic system design using cloud computing.
[0021] Figure 1A FIG. 1 is a schematic diagram of an electronic device 100 according to an embodiment of the present application. Figure 1A As shown, the electronic device 100 may include: a processor 102, a memory 104, a network interface 106, a peripheral interface 108 and a bus 110. The processor 102, the memory 104, the network interface 106 and the peripheral interface 108 are connected to each other through the bus 110 in the electronic device.
[0022] Processor 102 may be a central processing unit (CPU), an image processor, a neural network processor (NPU), a microcontroller (MCU), a programmable logic device, a digital signal processor (DSP), an application specific integrated circuit (ASIC), or one or more integrated circuits. Processor 102 may be used to perform functions related to the technology described in this application. In some embodiments, processor 102 may also include multiple processors integrated into a single logical component. Figure 1A As shown, the processor 102 may include a plurality of processors 102a, 102b, and 102c.
[0023] The memory 104 may be configured to store data (eg, instructions, lists of TCL objects, computer code, attributes of an object and values of the attributes, etc.). Figure 1A As shown, the data stored in the memory may include program instructions (for example, program instructions for implementing the method of using cloud computing to verify the design of a logic system of the present application) and data to be processed (for example, the memory may store temporary codes generated during the compilation process, attributes of an object and the values of the attributes, etc.). The processor 102 may also access the program instructions and data stored in the memory, and execute the program instructions to operate on the data to be processed. The memory 104 may include a volatile storage device or a non-volatile storage device. In some embodiments, the memory 104 may include a random access memory (RAM), a read-only memory (ROM), an optical disk, a magnetic disk, a hard disk, a solid-state drive (SSD), a flash memory, a memory stick, etc.
[0024] The network interface 106 can be configured to provide the electronic device 100 with communication with other external devices via a network. The network can be any wired or wireless network capable of transmitting and receiving data. For example, the network can be a wired network, a local wireless network (e.g., Bluetooth, WiFi, near field communication (NFC), etc.), a cellular network, the Internet, or a combination thereof. It is understood that the type of network is not limited to the above specific examples. In some embodiments, the network interface 106 can include any number of network interface controllers (NICs), radio frequency modules, transceivers, modems, routers, gateways, adapters, cellular network chips, etc., in any combination.
[0025] The peripheral interface 108 can be configured to connect the electronic device 100 to one or more peripheral devices to achieve information input and output. For example, the peripheral devices can include input devices such as a keyboard, a mouse, a touch pad, a touch screen, a microphone, and various sensors, and output devices such as a display, a speaker, a vibrator, and an indicator light.
[0026] The bus 110 can be configured to transmit information between various components of the electronic device 100 (e.g., the processor 102, the memory 104, the network interface 106, and the peripheral interface 108), such as an internal bus (e.g., a processor-memory bus), an external bus (USB port, PCI-E bus), etc.
[0027] It should be noted that, although the above electronic device architecture only shows the processor 102, the memory 104, the network interface 106, the peripheral interface 108 and the bus 110, in the specific implementation process, the electronic device architecture may also include other components necessary for normal operation. In addition, it can be understood by those skilled in the art that the above electronic device architecture may also only include the components necessary for implementing the embodiment of the present application, and does not necessarily include all the components shown in the figure.
[0028] Figure 1B A schematic diagram of a cloud system 120 according to an embodiment of the present application is shown.
[0029] like Figure 1B As shown, the cloud system 120 may include multiple cloud servers (122, 124). These cloud servers may be, for example, Figure 1A The electronic device 100 shown is a computer provided by a cloud computing server. The cloud system 120 can be used to provide cloud computing resources. Therefore, the cloud system 120 is also referred to as cloud computing resources 120 in this application.
[0030] Figure 1C A schematic diagram of an EDA computing system 130 according to an embodiment of the present application is shown.
[0031] The EDA computing system 130 of the present application may be a local computing system and may include a local host 132. In some embodiments, the computing system 130 may further include a local computing resource 134.
[0032] The local host 132 may be Figure 1A The electronic device 100 shown. It is understood that the local host 132 may include one or more electronic devices 100. The local host 132 may provide a resource manager to the user, and provide an interface connected to the cloud system 120 and an interface connected to the computing resources 134a and 134b. The local host 132 may also allocate different computing tasks to the cloud or local accordingly.
[0033] In some embodiments, the local computing resource 134 may include at least one of a server 134a or a hardware verification tool 134b. The plurality of EDA tasks may be partially executed on the cloud computing resource 120 and partially executed on the local computing resource 134. It is understood that the plurality of EDA tasks may also be executed only on the cloud computing resource 120 or only on the local computing resource 134.
[0034] The server 134a may be Figure 1A The electronic device 100 shown. In some embodiments, the server 134a can run at least one EDA software tool (e.g., a software simulator, a formal verification tool, etc.). The server 134a can also serve as a host of the hardware verification tool 134b to collaborate with the hardware verification tool 134b to complete the verification task and read the verification result.
[0035] The hardware verification tool 134 b may illustratively include hardware verification tools such as a prototype verification board and a hardware emulator.
[0036] It is understandable that the cloud computing resources 120 may also include a hardware verification tool and provide it to the local host 132 as a computing resource.
[0037] although Figure 1C Only a limited number of local computing resources 134 are shown, but those skilled in the art will appreciate that any number of local computing resources 134 can be provided according to actual needs. In other words, there can be multiple servers 134a and multiple hardware verification tools 134b. The servers 134a and the hardware verification tools 134b are not necessarily provided in a one-to-one pairing. For example, one server 134a can be connected to multiple hardware verification tools.
[0038] Figure 2A A schematic diagram showing the process of simulating a logic system design using cloud computing.
[0039] like Figure 2A As shown, the user can compile the logic system design 202 (e.g., the source code of the logic system design 202) into a signal encoding table 204a and a compiled file 206a on the local host 132. The logic system design 202 may include multiple modules and multiple signals of the multiple modules. The multiple signals may be stored in a form corresponding to a structure tree of the multiple modules.
[0040] The compiled file 206a may be a file that is different from the source code in code form but corresponds to the source code, thereby protecting the security of the original logic system design. Even if it is intercepted during cloud computing or interaction with cloud computing, the original design is still safe. For example, the compiled file 206a may be an executable binary file or some encrypted file. It is understandable that, generally, it is difficult to obtain the original design of a binary file by simple decompilation. Therefore, in the embodiments of the present application, a binary file is used as an example of the compiled file 206a for explanation.
[0041] The signal encoding table 204a may include a correspondence between a plurality of signals of the logic system design 202 and a plurality of encodings corresponding to the plurality of signals. In some embodiments, during the process of compiling the logic system design 202, the local compiler may determine a signal tree of the logic system design 202 according to the logic system design 202, and the signal tree corresponds to a structure tree of a plurality of modules of the logic system design 202. According to the signal tree, the local host 132 may encode the plurality of signals, and therefore, as an optional embodiment, the signal encoding table 204a may include the signal tree of the logic system design 202.
[0042] Then, the local host 132 may send the signal coding table 204a and the compiled file 206a to the cloud system 120. Here, for the sake of distinction, the compiled file and the signal coding table located in the cloud system 120 are referred to as the compiled file 206b and the signal coding table 204b.
[0043] The cloud system 120 can run the compiled file 206b to obtain simulation data and save it as a waveform database 208. It can be understood that the compiled file 206b can be processed to obtain an executable file when necessary, and then the executable file can be run.
[0044] Figure 2B A schematic diagram showing the process of reading waveform data from a cloud system.
[0045] like Figure 2BAs shown, the local host 132 may receive a request 212 for reading waveform data of a target signal 216. The request 212 may be received from a user, or may be determined by the local host 132 based on the debugging history of the logic system design 202. For example, a user may select a target signal 216 from a plurality of signals of the logic system design 202 on a debugging tool. For another example, the debugging tool running on the local host 132 may determine which signals the user mainly debugged when debugging the logic system design 202 in the past based on the debugging history of the logic system design 202, and determine these signals as the target signal 216. The request 212 may include a time range of the waveform data of the target signal 216. For example, the user may specify to read the waveform data of the target signal 216 within a given time range.
[0046] Understandably, Figure 2B The local host 132 in can be connected with Figure 2A The local host 132 in the example is not the same host physically, but a host managed and operated by the same user. For example, a user can use a cloud system account to complete compilation and upload the compiled file to the cloud system 120 on host A, and use the same cloud system account to read waveform data on host B. In this case, both hosts A and B are considered to be local hosts 132.
[0047] After receiving the request 212, the local host 132 may convert the target signal 216 in the request 212 into a target code according to the signal code table 204a. The local host 132 may determine the target code according to the correspondence between the signal and the code in the signal code table 204a.
[0048] The local host 132 can convert the request 212 into a request 214 for reading waveform data of the target code according to the signal coding table 204a. In this way, even if the request 214 is intercepted, it is impossible to know which signals the user is debugging.
[0049] After receiving the request 214, the cloud system 120 may refer to the signal coding table 204b to determine the target signal 216. It is understandable that the signal coding table 204a of the local host 132 and the signal coding table 204b of the cloud system 120 may differ in form, that is, they may not be completely the same file. As long as the signal coding table 204a and the signal coding table 204b both have the corresponding relationship between the multiple signals and the multiple codes of the logic system design 202, the conversion between the multiple signals and the multiple codes can be realized.
[0050] The cloud system 120 can extract the waveform data 218 of the target signal 216 according to the decoded target signal 216, and send the waveform data 218 back to the local host 132. It should be noted that the waveform data 218 is sent back to the local host 132 in association with the target code. In some embodiments, the waveform data 218 can be the original waveform data read from the waveform database 208. In some embodiments, the waveform data 218 can be data processed on the basis of the original waveform data. For example, the cloud system 120 can process the original waveform data to form display waveform data corresponding to the original waveform data. For another example, the cloud system 120 can process the original waveform data into a file in a picture format, or encrypt the waveform data 218 to ensure data security. Therefore, the waveform data 218 here can have multiple forms, and is not limited to waveform data in a specific form or format.
[0051] After receiving the waveform data 218, the local host 132 may process the waveform data 218 to generate and display the waveform image 220. The local host 132 may determine that the request 212 has been executed based on the received target code and the waveform data 218.
[0052] Since users usually only involve a small number of signals when debugging, the embodiment of the present application retains the complete waveform database 208 in the cloud system 120, and only extracts the waveform data of a small number of target signals according to the user's request, thereby reducing the amount of data transmission between the cloud system 120 and the local host 132. On the other hand, the source code of the user's logic system design 202 never leaves the local host 132 from beginning to end, protecting the security of the user's source code. On the other hand, in the process of retrieving waveform data, the signal coding table is used to make the communication between the cloud system 120 and the local host 132 to retrieve waveform data encrypted, further enhancing security.
[0053] Figure 3 FIG. 3 is a flowchart of a method 300 for verifying a logic system design using cloud computing on a local host according to an embodiment of the present application. The method 300 may be performed by, for example, Figure 1C The method 300 is shown to be executed by the local host 132. The method 300 may include the following steps.
[0054] In step 302, the local host 132 compiles the logical system design (e.g., Figure 2A The logic system design 202 of the present invention is used to generate a compilation file (e.g., compilation file 206a) and a signal coding table (e.g., signal coding table 204a). The logic system design may include multiple signals, and the signal coding table may include multiple codes corresponding to the multiple signals respectively. In other words, the signal coding table includes the correspondence between the multiple signals and the multiple codes.
[0055] In step 304, the local host 132 uploads the compilation file and the signal coding table to a cloud system (e.g., cloud system 120) to generate a waveform database (e.g., waveform database 208) corresponding to the logic system design, wherein the waveform database includes a plurality of waveform data corresponding to the plurality of signals.
[0056] At step 306, the local host 132 receives a read target signal (eg, Figure 2B The first request for waveform data of the target signal 216 of the logic system design (e.g., request 212) may include a time range of the waveform data of the target signal. It is understood that the target signal may include multiple signals. In some embodiments, receiving the first request for reading the waveform data of the target signal further includes: determining the target signal according to the debugging history of the logic system design; and generating the first request for reading the waveform data of the target signal, wherein the debugging history includes signals involved in previous debugging of the logic system design.
[0057] In step 308, the local host 132 determines the target code of the target signal according to the signal code table. Since the signal code table includes the correspondence between the target signal and the target code, the local host 132 can determine the target code according to the target signal.
[0058] In step 310, the local host 132 sends a second request to the cloud system to read the waveform data of the target code. The local host 132 may replace the target signal in the first request with the target code, thereby generating a second request. The second request enables the cloud system to: determine the target signal corresponding to the target code according to the signal coding table; extract the waveform data corresponding to the target signal from the waveform database according to the target signal; and send the waveform data to the local host in association with the target code.
[0059] In step 312, the local host 132 receives waveform data corresponding to the target code from the cloud system. The waveform data corresponding to the target code is a file stored in a picture format. Receiving the waveform data corresponding to the target code from the cloud system further includes: determining a target signal corresponding to the target code according to the signal coding table; and determining that the first request has been executed.
[0060] Figure 4 FIG. 4 is a flowchart of a cloud computing method 400 according to an embodiment of the present application. The method 400 may be performed by, for example Figure 1C The cloud system 120 shown is executed. The method 400 may include the following steps.
[0061] At step 402, the cloud system 120 receives a compiled file of a logic system design from a local host (e.g., Figure 2A The compilation file 206b) and the signal coding table (for example, the signal coding table 204b) are generated by compiling the logic system design on a local host, the logic system design includes a plurality of signals, and the signal coding table includes a plurality of codes corresponding to the plurality of signals.
[0062] In step 404 , the cloud system 120 runs the compilation file to generate a waveform database (eg, the waveform database 208 ) corresponding to the logic system design, the waveform database including a plurality of waveform data corresponding to the plurality of signals.
[0063] At step 406, the cloud system 120 receives a second request (eg, Figure 2B Request 214).
[0064] In step 408 , the cloud system 120 determines a target signal (eg, the target signal 216 ) corresponding to the target code according to the signal coding table.
[0065] In step 410 , the cloud system 120 extracts waveform data (eg, waveform data 218 ) corresponding to the target signal from the waveform database according to the target signal.
[0066] In step 412, the cloud system 120 sends the waveform data in association with the target code to the local host. Sending the waveform data in association with the target code to the local host further includes: converting the waveform data into a file stored in a picture format.
[0067] Since users usually only involve a small number of signals when debugging, the embodiment of the present application retains the complete waveform database 208 in the cloud system 120, and only extracts the waveform data of a small number of target signals according to the user's request, thereby reducing the amount of data transmission between the cloud system 120 and the local host 132. On the other hand, the source code of the user's logic system design 202 never leaves the local host 132 from beginning to end, protecting the security of the user's source code. On the other hand, in the process of retrieving waveform data, the signal coding table is used to make the communication between the cloud system 120 and the local host 132 to retrieve waveform data encrypted, further enhancing security.
[0068] An embodiment of the present application also provides an electronic device (for example, electronic device 100 of FIG. 1 ), comprising: a memory for storing a plurality of instructions; and at least one processor for executing the plurality of instructions so that the computing system performs method 300 or method 400 as described above.
[0069] An embodiment of the present application also provides a non-transitory computer-readable storage medium, which stores a set of instructions for an electronic device, where the set of instructions is used to enable the electronic device to execute the method 300 or the method 400 described above.
[0070] The computer-readable medium of this embodiment includes permanent and non-permanent, removable and non-removable media, and information storage can be implemented by any method or technology. Information can be computer-readable instructions, data structures, modules of programs, or other data. Examples of computer storage media include, but are not limited to, phase change memory (PRAM), static random access memory (SRAM), dynamic random access memory (DRAM), other types of random access memory (RAM), read-only memory (ROM), electrically erasable programmable read-only memory (EEPROM), flash memory or other memory technology, read-only compact disk read-only memory (CD-ROM), digital versatile disk (DVD) or other optical storage, magnetic cassettes, magnetic tape magnetic disk storage or other magnetic storage devices or any other non-transmission media that can be used to store information that can be accessed by a computing device.
[0071] The above describes specific embodiments of the present application. Other embodiments are within the scope of the appended claims. In some cases, the actions or steps recorded in the claims can be performed in an order different from that in the embodiments and still achieve the desired results. In addition, the processes depicted in the accompanying drawings do not necessarily require the specific order or continuous order shown to achieve the desired results. In some embodiments, multitasking and parallel processing are also possible or may be advantageous.
[0072] Those skilled in the art should understand that the discussion of any of the above embodiments is merely illustrative and is not intended to imply that the scope of the present application (including the claims) is limited to these examples. In line with the concept of the present application, the technical features in the above embodiments or different embodiments may be combined, the steps may be implemented in any order, and there are many other variations of the different aspects of the present application as described above, which are not provided in detail for the sake of simplicity.
[0073] Although the present application has been described in conjunction with specific embodiments of the present application, many replacements, modifications and variations of these embodiments will be apparent to those skilled in the art from the foregoing description. For example, other memory architectures (e.g., dynamic RAM (DRAM)) may use the embodiments discussed.
[0074] This application is intended to cover all such substitutions, modifications and variations that fall within the broad scope of the appended claims. Therefore, any omissions, modifications, equivalent substitutions, improvements, etc. made within the spirit and principles of this application should be included in the scope of protection of this application.
Claims
1. A method for verifying a logic system design using cloud computing on a local host, comprising: Compiling the logic system design to generate a compilation file and a signal coding table, wherein the logic system design includes a plurality of signals, and the signal coding table includes a plurality of codes respectively corresponding to the plurality of signals; Uploading the compiled file and the signal coding table to a cloud system so that the cloud system generates a waveform database corresponding to the logic system design, the waveform database including a plurality of waveform data corresponding to the plurality of signals; receiving a first request for reading waveform data of a target signal; Determine the target code of the target signal according to the signal coding table; Sending a second request to the cloud system to read waveform data corresponding to the target code; as well as receiving waveform data corresponding to the target code from the cloud system; The second request causes the cloud system to: Determine a target signal corresponding to the target code according to the signal coding table; Extracting waveform data corresponding to the target signal from the waveform database according to the target signal; as well as The waveform data is sent to the local host in association with the target code.
2. The method of claim 1, wherein: The first request includes a time range of the waveform data of the target signal.
3. The method of claim 1, wherein: The waveform data corresponding to the target code is a file stored in a picture format.
4. The method of claim 1, wherein: Receiving a first request for reading the waveform data of the target signal further comprises: determining the target signal according to the debugging history of the logic system design; and A first request to read waveform data of the target signal is generated, wherein the debug history includes signals involved in previous debug of the logic system design.
5. The method of claim 1, wherein: Receiving waveform data corresponding to the target code from the cloud system further comprises: Determine the target signal corresponding to the target code according to the signal coding table; and It is determined that the first request has been executed.
6. A cloud computing method, comprising: receiving a compilation file and a signal coding table of a logic system design from a local host, wherein the compilation file and the signal coding table are generated by compiling the logic system design on the local host, wherein the logic system design includes a plurality of signals, and the signal coding table includes a plurality of codes respectively corresponding to the plurality of signals; Running the compilation file to generate a waveform database corresponding to the logic system design, the waveform database including a plurality of waveform data corresponding to the plurality of signals; receiving a second request from the local host to read waveform data corresponding to the target code; Determine a target signal corresponding to the target code according to the signal coding table; Extracting waveform data corresponding to the target signal from the waveform database according to the target signal; as well as The waveform data is sent to the local host in association with the target code.
7. The method of claim 6, wherein: Sending the waveform data to the local host in association with the target encoding further comprises: The waveform data is converted into a file stored in a picture format.
8. An electronic device comprising: A memory for storing a plurality of instructions; as well as At least one processor is configured to execute the plurality of instructions so that the computing system performs the method according to any one of claims 1 to 7.
9. A non-transitory computer-readable storage medium storing a set of instructions for an electronic device, the set of instructions being used to cause the electronic device to execute the method according to any one of claims 1 to 7.
Citation Information
Patent Citations
Open chip form verification method, storage medium, terminal and system
CN110287630A
Method and device for carrying out encryption simulation on logic system design and storage medium
CN114329644A