DAMQ credit control verification component, system and method

Through the credit control verification component of DAMQ, normalized processing and real-time update of DAMQ signals are realized, and automated detection of DAMQ channels and space allocation methods in different usage scenarios is solved, improving verification efficiency and accuracy.

CN119623376BActive Publication Date: 2025-08-26SHENZHEN NANFEI MICROELECTRONICS CO LTD
View PDF 1 Cites 0 Cited by

Patent Information

Application Number
CN202510163870.9
Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Filing Date
2025-02-14
Publication Date
2025-08-26
Estimated Expiration
2045-02-14

AI Technical Summary

Technical Problem

In the prior art, the number of channels, available space and allocation methods of DAMQ are different, resulting in verification personnel needing to make different processing and repeatedly implement DAMQ control operations, and lacking a general credit control verification method.

Method used

It provides a DAMQ credit control verification component, including an interface signal connection module, a data storage module and a sampling and processing module, which can convert the DAMQ signal into a normalized signal, and make error judgments through data storage and real-time updates, realizing automatic read and write legality detection and error reporting.

Benefits of technology

Automatic detection of DAMQ channel number and space allocation method according to different usage scenarios is realized, which reduces repeated operations, improves verification efficiency, and provides a general credit control method.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN119623376B_ABST
    Figure CN119623376B_ABST
Patent Text Reader

Abstract

The present application discloses a credit control verification component, system and method for DAMQ, which belongs to the technical field of digital circuit verification methods. The credit control verification component of DAMQ includes: an interface signal connection module, a data storage module, and a sampling and processing module; the credit control verification system of DAMQ includes: a device to be tested and a verification environment; the credit control verification method of DAMQ includes: converting the signal of DAMQ into a normalized signal, storing the normalized signal, the configuration and real-time status of DAMQ, updating the stored signal and status in real time, and making an error judgment on DAMQ based on the updated signal and status. The present application solves the problem that the number of channels, available space, and allocation methods of DAMQ in different usage scenarios are different, and the verification personnel need to make different processing. It realizes a universal credit control method for DAMQ. By simply passing in the corresponding parameters, the read and write legality detection and error reporting of DAMQ can be automatically realized.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The present invention relates to the field of digital circuit verification, and more particularly to a credit control verification component of DAMQ. Background Art

[0002] DAMQ is primarily used in systems with multiple channels for data transmission and storage. After digital chip designers implement DAMQ, the storage module within the switch chip can be directly instantiated and used. Digital chip verifiers then need to test the correctness of their implementation. The number of DAMQ channels, available space, and allocation methods vary across different usage scenarios, requiring verifiers to adapt and repeatedly implement DAMQ control operations. Summary of the Invention

[0003] The present invention aims to overcome the defects of the above-mentioned prior art and provides a DAMQ credit control verification component, system and method, which can implement a universal credit control method for DAMQ. By simply passing in the corresponding parameters, the read and write legitimacy detection and error reporting of DAMQ can be automatically realized.

[0004] To achieve the above object, the technical solution of the present invention is:

[0005] In a first aspect, the present application provides a DAMQ credit control verification component, including:

[0006] Interface signal connection module, used to convert DAMQ signals into normalized signals;

[0007] A data storage module, used to store the normalized signal, the configuration and real-time status of the DAMQ;

[0008] The sampling processing module is used to update the stored signals and states in real time, and perform error judgment on the DAMQ based on the updated signals and states.

[0009] Optionally, the credit control verification component of the DAMQ further includes: a busy detection module, configured to determine whether the DAMQ can perform a write operation based on the signal and status updated by the sampling processing module.

[0010] Optionally, the credit control verification component of DAMQ further includes: a status reporting module, configured to output and report the judgment result of the sampling processing module.

[0011] In a second aspect, the present application also provides a DAMQ credit control verification system, including:

[0012] A device under test, wherein the device under test includes DAMQ;

[0013] The credit control verification component of DAMQ according to any one of the first aspects, connected to the device under test;

[0014] The verification environment is connected with the credit control verification component of the DAMQ.

[0015] In a third aspect, the present application also provides a DAMQ credit control verification method, including:

[0016] Convert DAMQ signals into normalized signals;

[0017] Storing normalized signals, the configuration and real-time status of the DAMQ;

[0018] Real-time update of stored signals and status;

[0019] An error determination is performed on the DAMQ based on the updated signal and state.

[0020] Optionally, performing error judgment on the DAMQ based on the updated signal and state includes:

[0021] When it is detected that the write enable of a channel of the DAMQ is 1, it is determined whether the current channel occupies its independent space; if not, the data to be written is written into its independent space; if so, the data to be written is written into the shared space; if the current channel occupies its independent space and the shared space is also occupied, it is determined that an error has occurred in the write enable;

[0022] When it is detected that the read enable of a channel of the DAMQ is 1, it is determined whether the current channel occupies the shared space. If so, the shared space is released; if the current channel does not occupy the shared space, it is determined whether the current channel occupies its independent space. If so, the independent space is released; if the current channel does not occupy the shared space and its independent space, it is determined that an error has occurred in the read enable here.

[0023] Optionally, after performing error judgment on the DAMQ based on the updated signal and state, the method further includes: judging whether the DAMQ can perform a write operation based on the updated signal and state of the sampling processing module.

[0024] Optionally, judging whether the DAMQ can perform a write operation based on the updated signal and state of the sampling processing module includes:

[0025] Determine the write count of the DAMQ, and if the write count is 0, determine that the DAMQ can perform a write operation;

[0026] If the shared space is configured as 0, the private space occupied by the current channel is equal to the private credit minus 1 and there is a write operation at the same time; or the private space occupied by the current channel is equal to the private credit and there is no read operation at the same time, it means that the current channel space is full and the current channel is determined to be unwritable;

[0027] The current channel is considered unwritable when any of the following conditions are met: the private space and shared space of the current channel are both full and read is not enabled; the private space of the current channel is full, and the number of written entries in the shared space plus the number of read-enabled entries is greater than or equal to the shared credit; the private space of the current channel is equal to the private credit minus 1, the shared space is full, and write is enabled.

[0028] Optionally, the DAMQ credit control verification method further includes: outputting and reporting the result of the error judgment.

[0029] Optionally, the DAMQ credit control verification method is executed based on the DAMQ credit control verification system, and before converting the DAMQ signal into a normalized signal, it further includes: instantiating the DAMQ credit control verification component into the verification environment.

[0030] The credit control verification component of DAMQ, the credit control verification system of DAMQ, and the credit control verification method of DAMQ of the present application have the following beneficial effects: through an interface signal connection module, it is used to convert the signal of DAMQ into a normalized signal; through a data storage module, it is used to store the normalized signal, the configuration and real-time status of the DAMQ; through a sampling processing module, it is used to update the stored signal and status in real time, and make an error judgment on the DAMQ based on the updated signal and status. The present application can solve the problem that the number of channels, available space, and allocation method of DAMQ are different in different usage scenarios, and the verification personnel need to make different processing and repeatedly implement the control operation of DAMQ. It realizes a universal credit control method for DAMQ. It only needs to pass in the corresponding parameters to automatically implement the read and write legality detection and error reporting of DAMQ.

[0031] In order to make the above features and advantages of the present invention more clearly understood, embodiments are given below and described in detail with reference to the accompanying drawings. BRIEF DESCRIPTION OF THE DRAWINGS

[0032] In order to more clearly illustrate the technical solutions in the embodiments of the present disclosure or related technologies, the following briefly introduces the drawings required for use in the embodiments or related technical descriptions. Obviously, the drawings described below are only some embodiments of the present disclosure. For ordinary technicians in this field, other drawings can be obtained based on these drawings without any creative work.

[0033] Figure 1 This is a module diagram of the credit control and verification component of DAMQ provided in the first embodiment of the present application.

[0034] Figure 2 This is a module diagram of the DAMQ credit control and verification system provided in the second embodiment of the present application.

[0035] Figure 3 This is a flowchart of the DAMQ credit control verification method provided in the third embodiment of the present application. DETAILED DESCRIPTION

[0036] To make the purpose and technical solutions of the embodiments of the present invention more clear, the technical solutions of the embodiments of the present invention will be clearly and completely described below in conjunction with the accompanying drawings of the embodiments of the present invention. Obviously, the described embodiments are part of the embodiments of the present invention, not all of the embodiments. Based on the described embodiments of the present invention, all other embodiments obtained by ordinary technicians in this field without creative work are within the scope of protection of the present invention.

[0037] In one embodiment, see Figure 1 The present application provides a credit control verification component of DAMQ, where DAMQ stands for Dynamic Allocation Shared Multiple Queues. The credit control verification component of DAMQ may include the following modules: an interface signal connection module 101, a data storage module 102, and a sampling processing module 103; wherein,

[0038] The interface signal connection module 101 is used to convert the DAMQ signal into a normalized signal.

[0039] The data storage module 102 is used to store normalized signals, DAMQ configuration and real-time status.

[0040] The sampling processing module 103 is used to update the stored signals and states in real time, and perform error judgment on DAMQ based on the updated signals and states.

[0041] The credit control verification component of DAMQ of the present application converts the DAMQ signal into a normalized signal through the interface signal connection module 101; stores the normalized signal, DAMQ configuration, and real-time status through the data storage module 102; and updates the stored signal and status in real time through the sampling processing module 103, and performs DAMQ error judgment based on the updated signal and status. This application can solve the problem that the number of DAMQ channels, available space, and allocation methods vary depending on the usage scenario, and the verification personnel need to make different processing and repeatedly implement DAMQ control operations. It implements a universal credit control method for DAMQ, and only needs to input the corresponding parameters to automatically implement DAMQ read and write legality detection and error reporting.

[0042] As an example, the interface signal connection module 101 implements the continuous assignment of DAMQ signals to internal signals within the DAMQ credit control and verification component. DAMQ signals have several interfaces, including read enable, read channel, write enable, and write channel (other signals are not considered here). By connecting these DAMQ signals to the DAMQ credit control and verification component, DAMQ status detection and control are achieved. In actual code implementations, DAMQ paths vary; even the same write enable function may have different names. After the assignment, the DAMQ credit control and verification component receives the DAMQ signals.

[0043] Specifically, the value of the write enable signal in DAMQ is assigned to the write enable signal of the io_if interface of the interface signal connection module 101, and subsequent modules use the signal name of the interface io_if inside the credit control verification component of the DAMQ, without having to rewrite it with a different name for each different instantiation of each project.

[0044] As an example, the data storage module 102 is used to store normalized signals, DAMQ configuration, and real-time status. The data storage module 102 receives DAMQ signals and the configuration and real-time status of each channel after being assigned by the interface signal connection module 101. Each channel has an independent space configuration, while all channels have a shared space configuration. The status of each channel within DAMQ includes the currently occupied independent space and the currently occupied shared space.

[0045] Specifically, only the data of the channel can be written into the independent space, and the data of all channels can be written into the shared space.

[0046] Furthermore, after the interface signal connection module 101 is connected to the data storage module 102, DAMQ needs to be configured to allocate independent space and shared space to each channel as needed. For example, some chips support 8 25Gbps ports and can also support 2 100Gbps ports. Depending on the form, the allocation method of DAMQ is also different. After the design of DAMQ is completed, the overall available space is determined. For example, in this scenario, it is assumed to be 200 spaces, which can meet the performance requirements. The DAMQ is configured as follows: the DAMQ in the former form is configured as 8 channels, each channel occupies 15 independent spaces, and all channels share 80 shared spaces; the latter form is configured as 2 channels, each channel occupies 50 independent spaces, and all channels share 100 shared spaces. The data here is only for example, and the actual allocation situation needs to be reasonably calculated based on performance requirements.

[0047] As an example, the sampling processing module 103 is configured to update the stored signals and states in real time and perform DAMQ error detection based on the updated signals and states. The real-time updating of the stored signals and states includes reading the internal signals and states of the data storage module 102, performing calculations and state conversions, and then storing the calculated results in the data storage module.

[0048] Among them, error judgment of DAMQ based on the updated signal and status includes: when it is detected that the write enable of a channel of the DAMQ is 1, judging whether the current channel occupies its independent space; if not, writing the data to be written into the independent space of the channel; if it is full, writing the data to be written into the shared space; if the current channel occupies its independent space and the shared space is occupied, it is judged that an error has occurred in this write enable; when it is detected that the read enable of a channel of DAMQ is 1, judging whether the current channel occupies the shared space, and if so, releasing the shared space; if the current channel does not occupy the shared space, judging whether the current channel occupies the independent space of the channel, and if so, releasing the independent space; if the current channel does not occupy the shared space and the independent space of the current channel, it is judged that an error has occurred in this read enable.

[0049] Specifically, this module will run multiple copies in parallel to cope with situations where multiple channels may read and write at the same time.

[0050] As another example, the DAMQ credit control and verification component may further include a busy detection module 104 configured to determine whether DAMQ can perform a write operation based on the signal and status updated by the sampling processing module 103. Since all channels in a shared space can be occupied, the number of channels currently reading and writing to the shared space needs to be determined.

[0051] Specifically, the busy detection module 104 first determines the write count of the DAMQ. If the write count is 0, it is determined that the DAMQ has not been written to, and returns 0 to indicate that the write operation can be performed.

[0052] If the shared space is configured as 0, the private space occupied by the current channel is equal to the private credit minus 1 and there is a write operation at the same time; or the private space occupied by the current channel is equal to the private credit and there is no read operation at the same time, it means that the current channel space is full, and the current channel is determined to be non-writable.

[0053] If the shared space is configured as non-zero, the current channel is considered unwritable if any of the following conditions are met: the current channel's private space and shared space are both full and read-enabled; the current channel's private space is full, and the sum of the number of shared space writes and read-enabled entries is greater than or equal to the shared credit; the current channel's private space is equal to the private credit minus 1, the shared space is full, and write-enabled. If none of these conditions are met, the function returns "not busy," indicating that the current channel is writable.

[0054] Private credit is the maximum amount of private space a channel can occupy, and shared credit is the maximum amount of shared space all channels can occupy.

[0055] For example, DAMQ has a fixed total space and number of channels. Referring to the example above, DAMQ has 200 spaces and 8 channels, numbered 0, 1, 2, 3, 4, 5, 6, and 7. The configurable portion is the amount of private space and shared space each channel can occupy. If 100 private spaces are allocated to channels 0 and 4, and the shared space is configured as 0, and the current channel has 99 private spaces and a write request is in progress, a "busy" message is returned. If the current channel has 100 private spaces and no read request is in progress, a "busy" message is returned, indicating that the channel is full and cannot be written to.

[0056] If 80 private spaces and 40 shared spaces are configured for channels 0 and 4 respectively, and the private space of channel 0 occupies 80 spaces and the shared space occupies 40 spaces, and neither channel 0 nor channel 4 has read enable, the system returns busy; if the private space of channel 0 occupies 80 spaces and the shared space occupies 39 spaces, and one of channel 0 and channel 4 has write enable, the system returns busy; if the private space of channel 0 occupies 80 spaces and the shared space occupies 38 spaces, and both channel 0 and channel 4 have write enable, the system returns busy; if the private space of channel 0 occupies 79 spaces and the shared space occupies 40 spaces of other channels, and channel 0 has write enable, the system returns busy; if the above four conditions are not met, the system returns not busy.

[0057] Specifically, the busy detection module 104 can be called outside the credit control and verification component of the DAMQ to output the writable status of a certain channel.

[0058] As another example, the credit control verification component of DAMQ may further include: a status reporting module 105, which is used to output and report the judgment result of the sampling processing module 103, and can be used to monitor the status of DAMQ, and directly output the content of the data storage module 102 after the credit control verification component of DAMQ is externally called.

[0059] In another embodiment, see Figure 2 The present application also provides a DAMQ credit control verification system, which may include: a device under test 206, such as Figure 1 The credit control verification component and verification environment 207 of DAMQ in its related embodiments; wherein,

[0060] The DUT 206 may include DAMQ;

[0061] The credit control verification component of the DAMQ is connected to the device under test 206 .

[0062] The verification environment 207 is connected to the credit control verification component of the DAMQ.

[0063] As an example, in the credit control verification system of DAMQ, the verification personnel can connect the output of the credit control verification component of DAMQ to a suitable location in the verification environment 207 as needed.

[0064] Specifically, where the status needs to be checked, the status reporting module 105 is called to report the content stored in the data storage module 102. Where data needs to be written, the busy detection module 104 is added to determine whether writing is possible.

[0065] In another embodiment, see Figure 3 , this application also provides a DAMQ credit control verification method, which may include the following steps: S301~S304.

[0066] S301: Convert the DAMQ signal into a normalized signal.

[0067] S302: Store the normalized signal, DAMQ configuration, and real-time status.

[0068] S303: Update the stored signals and status in real time.

[0069] S304: Performing an error determination on DAMQ based on the updated signal and state.

[0070] As an example, the credit control verification method of DAMQ is based on Figure 1 or Figure 2 The method is executed by the DAMQ credit control verification system described in the preceding text, and before converting the DAMQ signal into a normalized signal, it also includes: instantiating the DAMQ credit control verification component into the verification environment.

[0071] Specifically, after instantiation, connection, and configuration are completed, the credit control and verification component of DAMQ can start working.

[0072] As an example, in step S304, error judgment of DAMQ based on the updated signal and status may include the following steps: when it is detected that the write enable of a channel of DAMQ is 1, it is determined whether the current channel occupies its independent space; if not, the data to be written is written into its independent space; if so, the data to be written is written into the shared space; if the current channel occupies its independent space and the shared space is occupied, it is determined that an error has occurred in the write enable; when it is detected that the read enable of a channel of DAMQ is 1, it is determined whether the current channel occupies the shared space, and if so, the shared space is released; if the current channel does not occupy the shared space, it is determined whether the current channel occupies its independent space, and if so, the independent space is released; if the current channel does not occupy the shared space and its independent space, it is determined that an error has occurred in the read enable here.

[0073] As an example, after performing an error judgment on DAMQ based on the updated signal and state, that is, after step S304 , the following step may be further included: judging whether the DAMQ can perform a write operation based on the updated signal and state of the sampling processing module 103 .

[0074] As an example, judging whether DAMQ can perform a write operation based on the signal and state updated by the sampling processing module includes:

[0075] Determine the write count of DAMQ, and if the write count is 0, determine that the DAMQ can perform a write operation;

[0076] If the shared space is configured as 0, the private space occupied by the current channel is equal to the private credit minus 1 and there is a write operation at the same time; or the private space occupied by the current channel is equal to the private credit and there is no read operation at the same time, it means that the current channel space is full and the current channel is determined to be unwritable;

[0077] If the shared space is configured as non-zero, the current channel is considered unwritable if any of the following conditions are met: the current channel's private space and shared space are both full and read-enabled; the current channel's private space is full, and the sum of the number of shared space writes and read-enabled entries is greater than or equal to the shared credit; the current channel's private space is equal to the private credit minus 1, the shared space is full, and write-enabled. If none of these conditions are met, the function returns "not busy," indicating that the current channel is writable.

[0078] Private credit is the maximum amount of private space a channel can occupy, and shared credit is the maximum amount of shared space all channels can occupy.

[0079] As an example, the DAMQ credit control verification method may further include the following step: outputting and reporting the result of the error judgment.

[0080] The technical features of the above embodiments can be combined arbitrarily. To make the description concise, not all possible combinations of the technical features in the above embodiments are described. However, as long as there is no contradiction in the combination of these technical features, they should be considered to be within the scope of this specification.

[0081] Although the present application has been disclosed above with reference to the embodiments, they are not intended to limit the present application. Anyone with ordinary knowledge in the technical field may make slight changes and modifications without departing from the spirit and scope of the present application. Therefore, the scope of protection of the present application shall be determined by the scope of the appended patent application.

Claims

1. A credit control verification component of DAMQ, characterized in that: include: Interface signal connection module, used to convert DAMQ signals into normalized signals; A data storage module, used to store the normalized signal, the configuration and real-time status of the DAMQ; The sampling and processing module runs multiple copies in parallel to update the stored signals and status in real time, and perform error judgment on the DAMQ based on the updated signals and status and the configuration of the DAMQ, so as to realize the legitimacy detection and error reporting of the DAMQ read and write; The configuration of DAMQ includes: allocating independent space and shared space to each channel as needed; the maximum value of independent space that each channel can occupy is private credit, and the maximum value of shared space that all channels can occupy is shared credit; The performing error determination on the DAMQ based on the updated signal and state and the configuration of the DAMQ includes: When it is detected that the write enable of a channel of the DAMQ is 1, it is determined whether the current channel occupies its independent space; if not, the data to be written is written into its independent space; if so, the data to be written is written into the shared space; if the current channel occupies its independent space and the shared space is also occupied, it is determined that an error has occurred in the write enable; When it is detected that the read enable of a channel of the DAMQ is 1, it is determined whether the current channel occupies the shared space, and if so, the shared space is released; if the current channel does not occupy the shared space, it is determined whether the current channel occupies its independent space, and if so, the independent space is released; if the current channel does not occupy the shared space and its independent space, it is determined that an error has occurred in the read enable; The credit control verification component of the DAMQ further includes: a busy detection module, configured to determine whether the DAMQ can perform a write operation based on the updated signal and state of the sampling processing module and the configuration of the DAMQ; the determining whether the DAMQ can perform a write operation based on the updated signal and state of the sampling processing module and the configuration of the DAMQ includes: If the shared space is configured as 0, the independent space occupied by the current channel is equal to the private credit minus 1 and there is a write operation at the same time; or the independent space occupied by the current channel is equal to the private credit and there is no read operation at the same time, it means that the current channel space is full and the current channel is determined to be unwritable; If the shared space is configured as non-zero, the current channel is considered unwritable if any of the following conditions are met: the independent space and shared space of the current channel are both full and read is not enabled; the independent space of the current channel is full, and the number of written entries in the shared space plus the number of read-enabled entries is greater than or equal to the shared credit; the independent space of the current channel is equal to the private credit minus 1, the shared space is full, and write is enabled.

2. The credit control verification component of DAMQ according to claim 1, characterized in that: Also includes: The busy detection module is used to determine whether the DAMQ can perform a write operation based on the signal and state updated by the sampling processing module and the configuration of the DAMQ.

3. The credit control verification component of DAMQ according to claim 1, characterized in that: Also includes: The status reporting module is used to output and report the judgment result of the sampling processing module.

4. A DAMQ credit control verification system, characterized in that: include: A device under test, wherein the device under test includes DAMQ; The credit control verification component of DAMQ according to any one of claims 1 to 3, connected to the device under test; The verification environment is connected with the credit control verification component of the DAMQ.

5. A DAMQ credit control verification method, characterized in that: include: Convert DAMQ signals into normalized signals; Storing normalized signals, the configuration and real-time status of the DAMQ; Real-time update of stored signals and status; Perform error detection on the DAMQ based on the updated signal and status and the configuration of the DAMQ, and implement read and write legitimacy detection and error reporting of the DAMQ; The configuration of DAMQ includes: allocating independent space and shared space to each channel as needed; the maximum value of independent space that each channel can occupy is private credit, and the maximum value of shared space that all channels can occupy is shared credit; The performing error determination on the DAMQ based on the updated signal and state and the configuration of the DAMQ includes: When it is detected that the write enable of a channel of the DAMQ is 1, it is determined whether the current channel occupies its independent space; if not, the data to be written is written into its independent space; if so, the data to be written is written into the shared space; if the current channel occupies its independent space and the shared space is also occupied, it is determined that an error has occurred in the write enable; When it is detected that the read enable of a channel of the DAMQ is 1, it is determined whether the current channel occupies the shared space, and if so, the shared space is released; if the current channel does not occupy the shared space, it is determined whether the current channel occupies its independent space, and if so, the independent space is released; if the current channel does not occupy the shared space and its independent space, it is determined that an error has occurred in the read enable; After performing error determination on the DAMQ based on the updated signal and state and the configuration of the DAMQ, the method further includes: determining whether the DAMQ can perform a write operation based on the updated signal and state and the configuration of the DAMQ; determining whether the DAMQ can perform a write operation based on the updated signal and state and the configuration of the DAMQ includes: If the shared space is configured as 0, the independent space occupied by the current channel is equal to the private credit minus 1 and there is a write operation at the same time; or the independent space occupied by the current channel is equal to the private credit and there is no read operation at the same time, it means that the current channel space is full and the current channel is determined to be unwritable; If the shared space is configured as non-zero, the current channel is considered unwritable if any of the following conditions are met: the independent space and shared space of the current channel are both full and read is not enabled; the independent space of the current channel is full, and the number of written entries in the shared space plus the number of read-enabled entries is greater than or equal to the shared credit; the independent space of the current channel is equal to the private credit minus 1, the shared space is full, and write is enabled.

6. The DAMQ credit control verification method according to claim 5, wherein: The determining whether the DAMQ can perform a write operation based on the updated signal and state and the configuration of the DAMQ further includes: The write count of the DAMQ is determined. If the write count is 0, it is determined that the DAMQ can perform a write operation.

7. The DAMQ credit control verification method according to claim 5, wherein: Also includes: Output and report the results of the error judgment.

8. The DAMQ credit control verification method according to any one of claims 5 to 7, characterized in that: The DAMQ credit control verification method is executed based on the DAMQ credit control verification system according to claim 4, and before converting the DAMQ signal into a normalized signal, it further includes: instantiating the DAMQ credit control verification component into the verification environment.

Citation Information

Patent Citations

  • Receiving module in severe surroundings anti-irradiation high-speed communication chip IP core

    CN101404003A