Time-sensitive network communication equipment, communication method, device and electronic equipment
By designing a communication device including PCIE bus and time-sensitive network communication module, the problem that traditional communication terminals cannot access the time-sensitive network is solved, and low-latency reliable transmission and common network transmission of complex data streams are realized.
Patent Information
- Application Number
- CN202411836129.6
- Authority / Receiving Office
- CN · China
- Patent Type
- Applications(China)
- Current Assignee / Owner
- Filing Date
- 2024-12-13
- Publication Date
- 2025-04-11
AI Technical Summary
Traditional communication terminals cannot access time-sensitive networks and cannot achieve reliable transmission with low latency.
A time-sensitive network communication device is designed, including a first communication module, a second communication module and a data cache module on the basic chip, the first communication module is used to connect to the PCIE bus, the second communication module is used to connect to the time-sensitive network, and the data cache module is used to cache received data.
This enables traditional communication terminals to quickly access the TSN network, realizing low-latency and reliable transmission of key data and common network transmission of complex data streams.
Smart Images

Figure CN119814490A_ABST
Abstract
Description
Technical Field
[0001] The present invention relates to the field of network communication technology, and in particular to a time-sensitive network communication device, a communication method, a device and an electronic device. Background Art
[0002] Time-Sensitive Network (TSN) is a new industrial communication technology that is currently being actively promoted by the international industry. TSN allows periodic and non-periodic data to be transmitted in the same network, giving standard Ethernet the advantage of deterministic transmission. Through the independent standardization process of manufacturers, it has become a key technology that has attracted widespread attention.
[0003] In the prior art, traditional communication terminals can usually only access standard Ethernet networks based on the PCIE bus, and cannot access time-sensitive networks. External data communications can only be transmitted on a first-in-first-out and best-effort basis, and low-latency reliable transmission cannot be achieved. Summary of the invention
[0004] The technical problem to be solved by the present invention is to provide a time-sensitive network communication device, a communication method, an apparatus and an electronic device, aiming to solve at least one of the above technical problems.
[0005] In the first aspect, the technical solution of the present invention to solve the above technical problems is as follows:
[0006] A time-sensitive network communication device comprises a basic chip, a first communication module, a second communication module and a data cache module arranged on the basic chip, wherein the first communication module and the second communication module are respectively connected to the data cache module;
[0007] The first communication module is used to connect to a PCIE bus, the second communication module is used to connect to a time-sensitive network, and the data cache module is used to cache data received through the first communication module and the second communication module.
[0008] The beneficial effect of the present invention is that: through the setting of the first communication module and the second communication module, a traditional communication terminal can access the network corresponding to the PCIE bus through the first communication module, and access the time-sensitive network through the second communication module, so that any traditional communication terminal with a PCIE bus has the ability to quickly access the TSN network, so as to meet the requirements of various communication terminals for quickly accessing the TSN network, and realize low-latency reliable transmission of key data and common network transmission of complex data streams.
[0009] Based on the above technical solution, the present invention can also be improved as follows.
[0010] Furthermore, the basic chip also includes a PCIE bus interface and a TSN network hardware interface, the first communication module is connected to the PCIE bus through the PCIE bus interface, and the second communication module is connected to the time-sensitive network through the TSN network hardware interface.
[0011] Furthermore, the TSN network hardware interface is a dual-channel gigabit redundant optical port, which includes two optical ports, each of which is used to provide an interface for the connection between the second communication module and the time-sensitive network.
[0012] Furthermore, for each optical port, the optical port is also used to store backup data through a hardware redundant channel.
[0013] Furthermore, a configuration management module is also provided on the basic chip, and the configuration management module is used to manage the network corresponding to the PCIE bus and the time-sensitive network.
[0014] Furthermore, it also includes a power supply module, which includes a DC-DC converter with a wide voltage input, used to convert a first voltage into a second voltage and provide the second voltage for the time-sensitive network communication device, and the first voltage is higher than the second voltage.
[0015] In a second aspect, in order to solve the above technical problem, the present invention further provides a communication method, using a time-sensitive network communication device provided in the first aspect, the method comprising:
[0016] Receiving first data from a first device, where the first device is a device accessed through a first communication module in a time-sensitive network communication device;
[0017] receiving second data from a second device, where the second device is a device accessed through a second communication module in the time-sensitive network communication device;
[0018] The first data and / or the second data are cached by a data cache module in the time-sensitive network communication device.
[0019] In a third aspect, in order to solve the above technical problem, the present invention further provides a communication device, the device comprising:
[0020] A first data receiving module, configured to receive first data from a first device, where the first device is a device accessed through a first communication module in a time-sensitive network communication device;
[0021] A second data receiving module, used to receive second data from a second device, where the second device is a device accessed through the second communication module in the time-sensitive network communication device;
[0022] A cache module is used to cache the first data and / or the second data through a data cache module in the time-sensitive network communication device.
[0023] In a fourth aspect, in order to solve the above-mentioned technical problem, the present invention also provides an electronic device, which includes a memory, a processor, and a computer program stored in the memory and executable on the processor, and the communication method of the present application is implemented when the processor executes the computer program.
[0024] In a fifth aspect, in order to solve the above-mentioned technical problem, the present invention further provides a computer-readable storage medium, on which a computer program is stored, and when the computer program is executed by a processor, the communication method of the present application is implemented.
[0025] Additional aspects and advantages of the present application will be partially given in the following description, which will become apparent from the following description, or will be understood through the practice of the present application. BRIEF DESCRIPTION OF THE DRAWINGS
[0026] In order to more clearly illustrate the technical solutions in the embodiments of the present invention, the drawings required for describing the embodiments of the present invention are briefly introduced below.
[0027] Figure 1 A schematic diagram of the structure of a time-sensitive network communication device provided by an embodiment of the present invention;
[0028] Figure 2 A circuit diagram corresponding to an FPGA chip provided by one embodiment of the present invention;
[0029] Figure 3 A schematic circuit diagram corresponding to a time-sensitive network communication device based on an FPGA chip provided by one embodiment of the present invention;
[0030] Figure 4 A schematic diagram of a time-sensitive network communication device based on an FPGA chip provided by an embodiment of the present invention;
[0031] Figure 5 A schematic diagram of a data processing flow in a cache module when data is sent provided by an embodiment of the present invention;
[0032] Figure 6 A flow chart of a communication method provided by one embodiment of the present invention;
[0033] Figure 7 A schematic diagram of the structure of a communication device provided by an embodiment of the present invention;
[0034] Figure 8A schematic diagram of the structure of an electronic device provided by an embodiment of the present invention. DETAILED DESCRIPTION
[0035] The principles and features of the present invention are described below. The examples given are only used to explain the present invention and are not used to limit the scope of the present invention.
[0036] The technical solution of the present invention and how the technical solution of the present invention solves the above-mentioned technical problems are described in detail below with specific embodiments. The following specific embodiments can be combined with each other, and the same or similar concepts or processes may not be repeated in some embodiments. The embodiments of the present invention will be described below in conjunction with the accompanying drawings.
[0037] The solution provided by the embodiment of the present invention can be applied to any application scenario where a traditional communication terminal needs to access a time-sensitive network.
[0038] The embodiment of the present invention provides a possible implementation method, such as Figure 1 As shown, a time-sensitive network communication device is provided, including a basic chip, a first communication module, a second communication module and a data cache module arranged on the basic chip, wherein the first communication module and the second communication module are respectively connected to the data cache module;
[0039] The first communication module is used to connect to a PCIE bus, the second communication module is used to connect to a time-sensitive network, and the data cache module is used to cache data received through the first communication module and the second communication module.
[0040] Optionally, the basic chip may be an FPGA chip. The basic circuits involved may be found in Figure 2 As shown, in this solution, the basic chip is used as the core processing platform.
[0041] The time-sensitive network communication device provided by this solution can be a standard PCIE plug-in card device, supporting access by various traditional communication terminals with a PCIE bus.
[0042] Among them, see Figure 1 The first communication module may also be referred to as a PCIE protocol implementation and communication module, and the second communication module may also be referred to as a TSN protocol implementation and communication module. The first communication module implements communication with the outside based on the PCIE protocol, and the second communication module implements communication with the outside based on the TSN protocol.
[0043] Optionally, the data cache module may be a BRAM inside the FPGA. The data cached in the data cache module may be first data received through the first communication module and / or second data received through the second communication module.
[0044] Based on the configuration of the first communication module and the second communication module, the traditional communication terminal can send and receive data through the first communication module, and can also send and receive data through the second communication module.
[0045] See also Figure 3 The data cached in the data cache module may specifically include monitoring data, business queues, and business flows. Among them, monitoring data refers to data obtained by monitoring the monitored object through monitoring equipment, and the monitoring equipment can be used as a traditional communication terminal to transmit monitoring data to the data cache module. Business queues and business flows both refer to data related to the business. The business queue can store tasks that need to be executed, and the business flow is the data corresponding to the execution of each task.
[0046] based on Figure 3 It can be seen that the data received by the time-sensitive network communication device may also include messages. Different processing can be performed on the various different data received. For example, the message is processed by the general message processing module, and the processed message is delayed and shaped by the sending service flow delay shaping module, and then the shaped data is sent to PHY through MAC_TX. The monitoring data and the service queue can also be delayed and shaped by the sending service flow delay shaping module, and then sent to PHY through MAC_TX. The time-sensitive network communication device may also include a time synchronization module, configuration registers and DMA (Direct Memory Access). DMA allows hardware devices of different speeds to communicate without relying on a large interrupt load of the CPU. For the specific processing process, please refer to Figure 5 The data processing flow shown in Figure 5 In the figure, queues 0 to 7 represent service queues. The DMA module applies to the host for read and write operations, performs corresponding queue data read operations based on the captured arbitration results, and puts the read queue data into the corresponding packet cache. The sending arbitrator opens the 8 upstream packet cache channels according to the configuration and clock, obtains the packet cache data in the channel and sends it to the ring scheduler, and then sends the data out through the sending MAC.
[0047] In the solution of the present application, the PCIE bus exchanges data between the host and the device through DMA. Figure 4In the TSN protocol, dual-channel network transmission interfaces are implemented. In each network interface, the data packet is time-tagged at the interface where the data is sent to achieve 802.1AS time synchronization. 802.1AS is a general precision time protocol in the TSN protocol cluster. In order to implement the 802.1QAV and 802.1Qbv functions in the data transmission process, the transmission data is shaped and scheduled. 802.1QAV and 802.1Qbv are traffic scheduling protocols in the TSN protocol cluster. During the data reception process, the data flow is monitored and managed to implement 802.1Qci. 802.1Qci is a protocol for traffic supervision in the TSN protocol cluster. The 802.1CB module manages and configures the input and output processes of the two networks, encodes in the output process, and copies the same data to output from both channels at the same time. Decoding is performed in the input process, and the two data channels are checked, leaving the correct data on one channel and discarding the data on the other channel (regardless of whether the data is correct). 802.1CB is a redundancy-related protocol in the TSN protocol cluster.
[0048] Optionally, the basic chip also includes a PCIE bus interface and a TSN network hardware interface, the first communication module is connected to the PCIE bus through the PCIE bus interface, and the second communication module is connected to the time-sensitive network through the TSN network hardware interface.
[0049] Optionally, the TSN network hardware interface is a dual-channel Gigabit redundant optical port, which includes two optical ports, each of which is used to provide an interface for connection between the second communication module and the time sensitive network. Redundant communication is achieved through the dual-channel optical port.
[0050] Optionally, for each optical port, the optical port is also used to store backup data through a hardware redundant channel.
[0051] As an example, see Figure 1 The two optical ports shown in FIG. 1 can store backup data in the hardware redundant channel through optical signal 1 and optical signal 2. The backup data can be at least one of the above-mentioned received data.
[0052] In the present application, the two optical ports maintain real-time data backup through hardware redundant channels, and can retain the data that needs to be backed up in the communication line in real time, providing dual backup of hardware lines and software traffic, which can effectively improve the functional safety level of communication.
[0053] Optionally, a configuration management module is also provided on the basic chip, and the configuration management module is used to manage the network corresponding to the PCIE bus and the time-sensitive network.
[0054] Optionally, the time-sensitive network communication device also includes a power module, which includes a DC-DC converter with a wide voltage input, for converting a first voltage into a second voltage and providing the second voltage to the time-sensitive network communication device, wherein the first voltage is higher than the second voltage.
[0055] Optionally, the first voltage may be +12V, and the second voltage may be at least one of +3.3V, +1.8V, +1.2V, and +1.0V.
[0056] Based on Figure 1 The present invention also provides a communication method based on the same principle as the method shown in Figure 6 , the scheme may be executed by a time-sensitive network communication device, and the method may include the following steps:
[0057] Step S10, receiving first data of a first device, where the first device is a device accessed through a first communication module in a time-sensitive network communication device;
[0058] Step S20, receiving second data of a second device, where the second device is a device accessed through a second communication module in the time-sensitive network communication device;
[0059] Step S30: caching the first data and / or the second data by means of a data caching module in the time-sensitive network communication device.
[0060] Wherein, both the first device and the second device can be traditional communication terminals.
[0061] It should be noted that the execution order of the above steps S10 and S20 is not limited.
[0062] The solution of the present invention has the following advantages:
[0063] Based on TSN network communication technology, PCIE bus technology and FPGA technology system, traditional communication terminals can access the TSN communication network through the PCIE bus, and have the time synchronization, low scheduling delay, high reliability and flexible resource management functions unique to the TSN network.
[0064] Based on Figure 6 Based on the same principle as the method shown in , the embodiment of the present invention further provides a communication device 20, such as Figure 7 As shown in , the communication device 20 may include a first data receiving module 210, a second data receiving module 220 and a cache module 230, wherein:
[0065] A first data receiving module 210, configured to receive first data from a first device, where the first device is a device accessed through a first communication module in a time-sensitive network communication device;
[0066] A second data receiving module 220, configured to receive second data from a second device, where the second device is a device accessed through a second communication module in the time-sensitive network communication device;
[0067] The cache module 230 is used to cache the first data and / or the second data through the data cache module in the time-sensitive network communication device.
[0068] The communication device of the embodiment of the present invention can execute the communication method provided by the embodiment of the present invention, and the implementation principle is similar. The actions performed by each module and unit in the communication device in each embodiment of the present invention correspond to the steps in the communication method in each embodiment of the present invention. For the detailed functional description of each module of the communication device, please refer to the description in the corresponding communication method shown in the previous text, which will not be repeated here.
[0069] The communication device may be a computer program (including program code) running in a computer device, for example, the communication device is an application software; the device may be used to execute corresponding steps in the method provided in an embodiment of the present invention.
[0070] In some embodiments, the communication device provided by the embodiment of the present invention can be implemented in a combination of software and hardware. As an example, the communication device provided by the embodiment of the present invention can be a processor in the form of a hardware decoding processor, which is programmed to execute the communication method provided by the embodiment of the present invention. For example, the processor in the form of a hardware decoding processor can adopt one or more application-specific integrated circuits (ASICs), DSPs, programmable logic devices (PLDs), complex programmable logic devices (CPLDs), field programmable gate arrays (FPGAs) or other electronic components.
[0071] In other embodiments, the communication device provided by the embodiment of the present invention may be implemented in software. Figure 7A communication device stored in a memory is shown, which may be software in the form of a program and a plug-in, and includes a series of modules, including a first data receiving module 210, a second data receiving module 220 and a cache module 230, for implementing the communication method provided in an embodiment of the present invention.
[0072] The modules involved in the embodiments of the present invention may be implemented by software or hardware, wherein the name of a module does not limit the module itself in some cases.
[0073] Based on the same principle as the method shown in the embodiments of the present invention, an electronic device is also provided in the embodiments of the present invention, which may include but is not limited to: a processor and a memory; the memory is used to store a computer program; the processor is used to execute the method shown in any embodiment of the present invention by calling the computer program.
[0074] In an alternative embodiment, an electronic device is provided, such as Figure 8 As shown, Figure 8 The electronic device 4000 shown includes: a processor 4001 and a memory 4003. The processor 4001 and the memory 4003 are connected, such as through a bus 4002. Optionally, the electronic device 4000 may also include a transceiver 4004, which may be used for data interaction between the electronic device and other electronic devices, such as data transmission and / or data reception. It should be noted that in actual applications, the transceiver 4004 is not limited to one, and the structure of the electronic device 4000 does not constitute a limitation on the embodiments of the present invention.
[0075] Processor 4001 may be a CPU (Central Processing Unit), a general-purpose processor, a DSP (Digital Signal Processor), an ASIC (Application Specific Integrated Circuit), an FPGA (Field Programmable Gate Array) or other programmable logic devices, transistor logic devices, hardware components or any combination thereof. It may implement or execute various exemplary logic blocks, modules and circuits described in conjunction with the disclosure of the present invention. Processor 4001 may also be a combination that implements computing functions, such as a combination of one or more microprocessors, a combination of a DSP and a microprocessor, etc.
[0076] The bus 4002 may include a path to transmit information between the above components. The bus 4002 may be a PCI (Peripheral Component Interconnect) bus or an EISA (Extended Industry Standard Architecture) bus. The bus 4002 may be divided into an address bus, a data bus, a control bus, etc. For ease of representation, Figure 8 Only one thick line is used in the diagram, but this does not mean that there is only one bus or only one type of bus.
[0077] The memory 4003 can be a ROM (Read Only Memory) or other types of static storage devices that can store static information and instructions, a RAM (Random Access Memory) or other types of dynamic storage devices that can store information and instructions, or an EEPROM (Electrically Erasable Programmable Read Only Memory), a CD-ROM (Compact Disc Read Only Memory) or other optical disk storage, optical disk storage (including compressed optical disk, laser disk, optical disk, digital versatile disk, Blu-ray disk, etc.), a magnetic disk storage medium or other magnetic storage device, or any other medium that can be used to carry or store the desired program code in the form of instructions or data structures and can be accessed by a computer, but is not limited to this.
[0078] The memory 4003 is used to store the application code (computer program) for executing the solution of the present invention, and the execution is controlled by the processor 4001. The processor 4001 is used to execute the application code stored in the memory 4003 to implement the content shown in the above method embodiment.
[0079] The electronic device may also be a terminal device. Figure 8 The electronic device shown is only an example and should not bring any limitation to the functions and scope of use of the embodiments of the present invention.
[0080] An embodiment of the present invention provides a computer-readable storage medium, on which a computer program is stored. When the computer-readable storage medium is run on a computer, the computer can execute the corresponding contents of the aforementioned method embodiment.
[0081] According to another aspect of the present invention, a computer program product or a computer program is also provided, the computer program product or the computer program comprising computer instructions, the computer instructions being stored in a computer-readable storage medium. A processor of a computer device reads the computer instructions from the computer-readable storage medium, and the processor executes the computer instructions, so that the computer device executes the methods provided in the implementation modes of the above-mentioned various embodiments.
[0082] Computer program code for performing the operations of the present invention may be written in one or more programming languages, or a combination thereof, including object-oriented programming languages, such as Java, C++, and conventional procedural programming languages, such as "C" or similar programming languages. The program code may be executed entirely on the user's computer, partially on the user's computer, as a separate software package, partially on the user's computer and partially on a remote computer, or entirely on a remote computer or server. In the case of a remote computer, the remote computer may be connected to the user's computer through any type of network, including a local area network (LAN) or a wide area network (WAN), or may be connected to an external computer (e.g., through the Internet using an Internet service provider).
[0083] It should be understood that the flow charts and block diagrams in the accompanying drawings illustrate the possible implementation architecture, functions and operations of the method and computer program product according to various embodiments of the present invention. In this regard, each box in the flow chart or block diagram can represent a module, a program segment, or a part of a code, and the module, the program segment, or a part of the code contains one or more executable instructions for realizing the specified logical function. It should also be noted that in some alternative implementations, the functions marked in the box can also occur in a sequence different from that marked in the accompanying drawings. For example, two boxes represented in succession can actually be executed substantially in parallel, and they can sometimes be executed in the opposite order, depending on the functions involved. It should also be noted that each box in the block diagram and / or flow chart, and the combination of the boxes in the block diagram and / or flow chart can be implemented with a dedicated hardware-based system that performs a specified function or operation, or can be implemented with a combination of dedicated hardware and computer instructions.
[0084] The computer-readable storage medium provided by the embodiment of the present invention may be, for example, but not limited to, an electrical, magnetic, optical, electromagnetic, infrared, or semiconductor system, device or device, or any combination thereof. More specific examples of computer-readable storage media may include, but are not limited to, an electrical connection with one or more wires, a portable computer disk, a hard disk, a random access memory (RAM), a read-only memory (ROM), an erasable programmable read-only memory (EPROM or flash memory), an optical fiber, a portable compact disk read-only memory (CD-ROM), an optical storage device, a magnetic storage device, or any suitable combination thereof. In the present invention, a computer-readable storage medium may be any tangible medium containing or storing a program that may be used by or in conjunction with an instruction execution system, device, or device.
[0085] The computer-readable storage medium carries one or more programs. When the one or more programs are executed by the electronic device, the electronic device executes the method shown in the above embodiment.
[0086] The above description is only a preferred embodiment of the present invention and an explanation of the technical principles used. Those skilled in the art should understand that the disclosure scope involved in the present invention is not limited to the technical solution formed by a specific combination of the above technical features, but should also cover other technical solutions formed by any combination of the above technical features or their equivalent features without departing from the above disclosed concept. For example, the above features are replaced with the technical features with similar functions disclosed in the present invention (but not limited to) by each other.
Claims
1. A time-sensitive network communication device, characterized in that: It comprises a basic chip, a first communication module, a second communication module and a data cache module arranged on the basic chip, wherein the first communication module and the second communication module are respectively connected to the data cache module; The first communication module is used to connect to a PCIE bus, the second communication module is used to connect to a time-sensitive network, and the data cache module is used to cache data received through the first communication module and the second communication module.
2. A time-sensitive network communication device according to claim 1, characterized in that: The basic chip also includes a PCIE bus interface and a TSN network hardware interface. The first communication module is connected to the PCIE bus through the PCIE bus interface, and the second communication module is connected to the time-sensitive network through the TSN network hardware interface.
3. A time-sensitive network communication device according to claim 2, characterized in that: The TSN network hardware interface is a dual-channel gigabit redundant optical port, which includes two optical ports, each of which is used to provide an interface for the connection between the second communication module and the time-sensitive network.
4. A time-sensitive network communication device according to claim 3, characterized in that: For each optical port, the optical port is also used to store backup data through a hardware redundant channel.
5. A time-sensitive network communication device according to any one of claims 1 to 4, characterized in that: The basic chip is also provided with a configuration management module, and the configuration management module is used to manage the network corresponding to the PCIE bus and the time-sensitive network.
6. A time-sensitive network communication device according to any one of claims 1 to 4, characterized in that: It also includes a power supply module, which includes a DC-DC converter with a wide voltage input, used to convert a first voltage into a second voltage and provide the second voltage for the time-sensitive network communication device, and the first voltage is higher than the second voltage.
7. A communication method, characterized in that: The time-sensitive network communication device according to claim 1 comprises the following steps: Receiving first data from a first device, where the first device is a device accessed through a first communication module in a time-sensitive network communication device; receiving second data from a second device, where the second device is a device accessed through a second communication module in the time-sensitive network communication device; The first data and / or the second data are cached by a data cache module in the time-sensitive network communication device.
8. A communication device, characterized in that: A time-sensitive network communication device as claimed in claim 1, comprising: A first data receiving module, configured to receive first data from a first device, where the first device is a device accessed through a first communication module in a time-sensitive network communication device; A second data receiving module, used to receive second data from a second device, where the second device is a device accessed through the second communication module in the time-sensitive network communication device; A cache module is used to cache the first data and / or the second data through a data cache module in the time-sensitive network communication device.
9. An electronic device, characterized in that: The method comprises a memory, a processor, and a computer program stored in the memory and executable on the processor, wherein the method according to claim 7 is implemented when the processor executes the computer program.
10. A computer-readable storage medium, characterized in that: The computer-readable storage medium stores a computer program, and when the computer program is executed by a processor, the method according to claim 7 is implemented.
Citation Information
Patent Citations
Dual-redundancy gigabit ethernet media access controller IP core based on FPGA
CN105406998A
Gigabit dual-optical-port server adapter
CN111555800A
Ethernet card supporting TSN characteristics
CN216599651U