Small-size GaN two-in-one power supply charger
By adopting the upper and lower arrangement structure of four control circuit boards and battery cells in the charger, combined with the coordinated operation of multiple circuit technologies, the problems of large volume and low power density of the charger are solved, and miniaturized and efficient power distribution are achieved.
Patent Information
- Application Number
- CN202510195139.4
- Authority / Receiving Office
- CN · China
- Patent Type
- Applications(China)
- Current Assignee / Owner
- Filing Date
- 2025-02-21
- Publication Date
- 2025-04-22
AI Technical Summary
The existing chargers are large in size, difficult to achieve portability, and have low power density, making them unable to flexibly meet the power needs of different devices.
A small-volume GaN two-in-one power supply charger is designed, adopting the up and down arrangement structure of four control circuit boards and battery cells. Through the coordinated operation of EMC circuit, filter circuit, transformer circuit, synchronous rectification circuit, PWM control circuit, protocol control circuit and MCU control circuit, efficient utilization and stable performance of the internal space of the power supply charger is achieved.
The charger is miniaturized, the power density is improved, and the power distribution can be flexibly distributed according to the needs of different devices, and the corresponding input power is provided, which enhances the portability and stability of the device.
Smart Images

Figure CN119864915A_ABST
Abstract
Description
Technical Field
[0001] The present application belongs to the field of charging technology, and in particular to a small-volume GaN two-in-one power charger. Background Art
[0002] At present, a charger is a device that charges other electrical appliances. The device uses high-frequency power supply technology, intelligent dynamic adjustment charging technology, and electronic semiconductor devices to convert AC power into DC power. It is generally composed of a circuit board, electronic components, and a shell. Now chargers are more and more widely used, especially in the field of life, and are widely used in common electrical appliances such as mobile phones and tablets.
[0003] At present, there are two main types of built-in circuit boards for multi-port output chargers on the market: ① A single circuit board design (all devices are concentrated on one circuit board), which takes up a lot of space and makes the charger larger, seriously affecting portability; ② A dual circuit board design (high-voltage circuits and low-voltage circuits are arranged separately), which optimizes space utilization and reduces volume to a certain extent, but the connection lines and interfaces between the high and low voltage circuits will take up additional space. In addition, due to the limitations of current circuit design and manufacturing processes, the power density of the dual circuit board solution is difficult to significantly increase, making it impossible for the charger to flexibly allocate power according to the power requirements of different devices, and it is difficult to provide corresponding input power to different terminal devices. Summary of the invention
[0004] The embodiment of the present application provides a small-volume GaN two-in-one power charger, which can solve the problem that the current power adapter is large in size and inconvenient to carry, and has low power density and is difficult to provide corresponding input power for different terminals.
[0005] In a first aspect, an embodiment of the present application provides a small-volume GaN two-in-one power charger, including a power charger body, the power charger body including four control circuit boards and battery cells, the four control circuit boards and the battery cells are arranged up and down, wherein: The first control circuit board is provided with an EMC circuit and a filter circuit, and the first control circuit board is connected to an external power supply; The second control circuit board is provided with a transformer circuit, a synchronous rectification circuit, a feedback circuit, and a PWM control circuit; The third control circuit board is provided with a protocol control circuit, and the third control circuit board is provided with an output port; The fourth control circuit board is equipped with an MCU control circuit, a DC-DC step-up and step-down control circuit, and a battery cell control circuit; the MCU control circuit is used to control the output port to supply power to an external device; And, the MCU control circuit is also used for: when the power charger body is connected to the external power supply, the external power supply is used to supply power; when the battery charger body is not connected to the external power supply, the battery cell is used to supply power; Furthermore, the first control circuit board is electrically connected to the second control circuit board, the second control circuit board is electrically connected to the third control circuit board, the fourth control circuit board and the battery cell respectively, the third control circuit board is electrically connected to the fourth control circuit board, and the fourth control circuit board is electrically connected to the battery cell.
[0006] Compared with the prior art, the embodiments of the present application have the following beneficial effects: the small-volume GaN two-in-one power charger of the present application includes a power charger body, which includes four control circuit boards and battery cells, the four control circuit boards and the battery cells are arranged up and down, the first control circuit board is electrically connected to the second control circuit board, the second control circuit board is electrically connected to the third control circuit board and the fourth control circuit board respectively, the third control circuit board is electrically connected to the fourth control circuit board, and the fourth control circuit board is electrically connected to the battery cell. The present application realizes efficient use of the internal space of the power charger, effectively reduces the volume of the two-in-one power supply, and at the same time, the various circuit boards work together to ensure the stable performance of the charger, and is practical and easy to use. BRIEF DESCRIPTION OF THE DRAWINGS
[0007] In order to more clearly illustrate the technical solutions in the embodiments of the present application, the drawings required for use in the embodiments or the description of the prior art will be briefly introduced below. Obviously, the drawings described below are only some embodiments of the present application. For ordinary technicians in this field, other drawings can be obtained based on these drawings without paying any creative work.
[0008] Figure 1 This is a structural diagram of a small-volume GaN two-in-one power charger provided in an embodiment of the present application; Figure 2 This is a circuit diagram of a small-volume GaN two-in-one power charger provided in an embodiment of the present application; Figure 3 This is a first circuit schematic diagram of a small-volume GaN two-in-one power charger provided by an embodiment of the present application; Figure 4 In the embodiment of this application Figure 3 A circuit schematic diagram of the first control circuit board in area A; Figure 5 In the embodiment of this application Figure 3 A circuit schematic diagram of the second control circuit board in area B; Figure 6 This is a second circuit schematic diagram of a small-volume GaN two-in-one power charger provided in an embodiment of the present application; Figure 7 In the embodiment of this application Figure 6 Circuit diagram of the MCU control circuit in area C; Figure 8 In the embodiment of this application Figure 6 A circuit schematic diagram of a first output interface circuit in region D; Fig. 9 In the embodiment of this application Figure 6 A circuit schematic diagram of a second output interface circuit in region D; Fig.10 In the embodiment of this application Figure 6 A circuit schematic diagram of the third output interface circuit in region D; Fig.11 is a circuit schematic diagram of a protocol control circuit of a third control circuit board in an embodiment of the present application; Fig.12 is a circuit schematic diagram of a cell control circuit of a fourth control circuit board in an embodiment of the present application; Fig.13 It is a circuit schematic diagram of the second protocol chip of the lifting circuit of the fourth control circuit board in the embodiment of the present application; Fig.14 is a circuit schematic diagram of a key control circuit of a fourth control circuit board in an embodiment of the present application; Fig.15 It is a circuit schematic diagram of the temperature detection circuit of the fourth control circuit board in the embodiment of the present application. DETAILED DESCRIPTION
[0009] In the following description, specific details such as specific system structures, technologies, etc. are provided for the purpose of illustration rather than limitation, so as to provide a thorough understanding of the embodiments of the present application. However, it should be clear to those skilled in the art that the present application may also be implemented in other embodiments without these specific details. In other cases, detailed descriptions of well-known systems, devices, circuits, and methods are omitted to prevent unnecessary details from obstructing the description of the present application.
[0010] Figure 1 It is a structural diagram of a small-volume GaN two-in-one power charger provided by an embodiment of the present application. The small-volume GaN two-in-one power charger includes a power charger body, which includes: a first control circuit board 1, a second control circuit board 2, a third control circuit board 3, a fourth control circuit board 4, a battery cell 5 and a pin body 6; and, the first control circuit board 1 is electrically connected to the second control circuit board 2, the second control circuit board 2 is electrically connected to the third control circuit board 3, the fourth control circuit board 4 and the battery cell 5 respectively, the third control circuit board 3 is electrically connected to the fourth control circuit board 4, and the fourth control circuit board 4 is electrically connected to the battery cell 5; the third control circuit board 3 is provided with no less than two types of output interfaces.
[0011] Furthermore, the output interface is a charging interface. Specifically, the type of the output interface can be Type-C, Lightning, USB. In this embodiment, three output interfaces are provided on the third control circuit board 3: a first Type-C output interface, a second Type-C output interface, and a USB output interface.
[0012] In this embodiment, the four control circuit boards and the battery cells are arranged up and down, and the battery cells are arranged at the lower end of the power charger body; the first control circuit board, the second control circuit board, and the third control circuit board are respectively located at the upper end of the battery cells, wherein the fourth control circuit board is arranged horizontally at the upper end of the battery cells, the first control circuit board and the second control circuit board are respectively arranged vertically at the left and right sides of the upper end of the fourth control circuit board, the third control circuit board is arranged vertically at the front side of the upper end of the fourth control circuit board, and the pin body is arranged at the rear side of the upper end of the fourth control circuit board. And, the left, right, and lower sides of the front end of the pin body are respectively connected to the first control circuit board, the second control circuit board, and the fourth control circuit board; the left, right, and lower sides of the third control circuit board are respectively connected to the first control circuit board, the second control circuit board, and the fourth control circuit board.
[0013] The circuit boards in the power charger body are designed to be four pieces, and the upper and lower structures are adopted: the four circuit boards are all arranged at the upper end of the power charger body, and the battery cells are arranged at the lower end of the power charger body. Among them, the fourth control circuit board is placed horizontally at the upper end of the battery cells, the first control circuit board and the second control circuit board are arranged vertically at the left and right sides of the upper end of the fourth control circuit board, the third control circuit board is located vertically at the front side of the upper end of the fourth control circuit board, and the pins are arranged at the rear side of the upper end of the fourth control circuit board. The structure realizes efficient use of the internal space of the power charger, effectively reduces the volume of the two-in-one power supply, and at the same time, the circuit boards work together to ensure the stable performance of the charger.
[0014] Figure 2 1 is a circuit diagram of a small-volume GaN two-in-one power charger provided by an embodiment of the present application, which is used as an example and not as a limitation. Figure 2As shown, in this embodiment, the first control circuit board is configured with an EMC circuit and a filter circuit. The second control circuit board is configured with a transformer circuit, a synchronous rectification circuit, a feedback circuit, and a PWM control circuit. The third control circuit board is configured with a protocol control circuit, and the third control circuit board is provided with an output port. The fourth control circuit board is configured with an MCU control circuit and a DC-DC step-up and step-down control circuit; the MCU control circuit is used to control the output port to power an external device. And the MCU control circuit is also used to: when the power charger body is connected to an external power supply, control the battery cell to charge; when the battery charger body is not connected to an external power supply, control the battery cell to discharge, and output the released DC power to the corresponding output port.
[0015] In one embodiment, the first control circuit board is used to suppress electromagnetic interference and filter the first alternating current input by the AC power supply, and output the first direct current. The second control circuit board is used to convert and regulate the first direct current output by the first control circuit board, and output the second direct current to the third control circuit board and the fourth control circuit board respectively. The third control circuit board is used to transmit the protocol parameters to the fourth control circuit board according to the connection information of the external device. The fourth control circuit board is configured with an MCU control circuit and a DC-DC step-up and step-down control circuit; the MCU control circuit is used to control the output port to power the external device; and the MCU control circuit is also used to: when the power charger body is connected to the external power supply, the external power supply is used to supply power; when the battery charger body is not connected to the external power supply, the battery cell is used to supply power. In addition, the battery cell is used to store or discharge power for the power charger body.
[0016] The principle of the present invention is as follows: after the pin body of the power charger body is electrically connected to the external power supply, the external power supply (AC power supply, i.e., "AC input" shown in the figure) first enters the EMC circuit, which is used to suppress electromagnetic interference, ensure that the charger is stable when working and does not interfere with external devices. Then, the current passes through the filter circuit to further filter out ripples and clutter, so that the voltage input to the subsequent circuit is smoother and more stable. After that, the current enters the transformer circuit to achieve voltage conversion and electrical isolation, and converts the input voltage into a voltage suitable for subsequent circuit processing. The synchronous rectification circuit rectifies the AC voltage output by the transformer, which can improve the rectification efficiency and reduce the loss compared with the traditional rectification method. The feedback circuit monitors the output voltage, current and other parameters in real time, and feeds back the information to the PWM control circuit. The PWM control circuit adjusts the pulse width according to the feedback signal, accurately controls the conduction and cut-off time of the switching element in the transformer circuit, thereby adjusting the output voltage and power. The protocol control circuit works in conjunction with the MCU control circuit. The protocol control circuit implements the charging function under different protocols according to the type of connected equipment and protocol requirements; the MCU control circuit intelligently manages and controls the entire charging process, including power distribution and status monitoring of multiple output ports (Type-C output 1, Type-C output 2, USBA output; that is, the aforementioned "first Type-C output interface", "second Type-C output interface" and "USB output interface"). In addition, the DC-DC step-up and step-down control circuit can further step up or step down the electric energy to meet the charging and discharging requirements of the battery cell and realize effective charging and management of the battery cell.
[0017] In this embodiment, two types of output interfaces are used, and the output power can be automatically adjusted, further improving the utilization rate and adaptability of the product output power, and achieving an AC / DC maximum output power of 30W. This technical solution achieves compatibility with multiple charging protocols through the coordinated operation of the protocol control circuit and the MCU control circuit, and can be adapted to electronic devices with different interface types on the market to meet different charging needs. With the help of EMC circuits and filter circuits, the purity of the power input is ensured, and the synchronous rectification circuit and PWM control circuit are matched to improve the power conversion efficiency, reduce energy consumption, stabilize the output DC voltage, and realize the AC to DC charging mode. Through the MCU control circuit, intelligent management of battery charging and discharging is realized: it can automatically adjust the charging parameters of the battery according to the different output interface requirements of the external device and in combination with the status of the battery, realize intelligent power distribution of multiple output ports, improve charging efficiency, extend the life of the battery, and enhance equipment safety. In addition, through the DC-DC step-up and step-down control circuit, the battery cell can be boosted or stepped down, which not only enables fast charging of the battery cell when connected to an external power source, but also allows the battery cell to discharge reasonably to power the device when there is no external power source, thus achieving the "two-in-one" function of the power charger.
[0018] Figure 3 This is a first circuit schematic diagram of a small-volume GaN two-in-one power charger provided in one embodiment of the present application, which is provided as an example rather than a limitation. Figure 3 The first circuit schematic diagram shows the circuit schematic diagram of the first control circuit board and the second control circuit board as a whole. Figure 3 In the figure, area A shows a first control circuit board, area B shows a second control circuit board, and the first control circuit board is electrically connected to the second control circuit board.
[0019] The EMC circuit is used to access an external power supply. In the present embodiment, the external power supply is an AC power supply, and the pin body is electrically connected to the first control circuit board. Specifically, the two metal pins of the pin body are electrically connected to the L line (live line) and the N line (neutral line) of the EMC control circuit respectively. The L line is electrically connected to the safety capacitor F1, and then electrically connected to a winding of the common mode inductor LF1 in turn. The N line is electrically connected to another winding of the common mode inductor LF1. The output end of the common mode inductor LF1 is electrically connected to the AC input end of a rectifier BD1. Rectifier BD1 is a bridge rectifier. The DC output end of the rectifier BD1 is electrically connected to two polar capacitors (capacitor C7 and capacitor C8), so that the DC power output by the rectifier BD1 is filtered by the two polar capacitors.
[0020] Figure 4 In the embodiment of this application Figure 3 Circuit schematic diagram of the first control circuit board in area A. The first control circuit board is provided with an EMC circuit and a filter circuit, wherein the EMC circuit is used to access an external power supply, and the EMC circuit is electrically connected to the filter circuit. Exemplarily, the external power supply is an AC power supply.
[0021] In this embodiment, the EMC circuit includes a common mode inductor LF1 and a rectifier bridge DB1. The input end of the common mode inductor LF1 is directly electrically connected to the external power supply. Specifically, the input end of the common mode inductor LF1 is respectively connected to the L line and the N line of the AC power supply. The common mode inductor LF1 is used to suppress external electromagnetic interference and suppress the electromagnetic interference emitted by the charger. The output end of the common mode inductor LF1 is electrically connected to the input end of the rectifier BD1. The rectifier BD1 is used to convert the AC power of the external power supply into DC power.
[0022] The principle of the above technical solution is that the EMC circuit of the present invention is a circuit with a common-mode suppression function, which can be connected to an external power supply. Common-mode inductors, bridge rectifiers, and capacitors all belong to the EMC circuit, which suppress external electromagnetic interference and its own electromagnetic interference. At the same time, through the rectifier, rectification is achieved. After rectification, filtering is performed through a subsequent filter circuit, which can smooth the rectified DC voltage, reduce voltage fluctuations, and provide a stable power supply at the DC output end. Specifically, after the AC power supply is connected, overcurrent monitoring is first performed through the fuse F1. If the current exceeds the rated value, the fuse quickly blows to protect the subsequent circuit components. Then, the current passes through the common-mode inductor LF1, and its electromagnetic induction characteristics are used to suppress the common-mode interference signal. Finally, the processed alternating current enters the rectifier BD1, and the rectifier BD1 uses the unidirectional conductivity of the diode to convert the alternating current into direct current, providing a stable DC power input for the subsequent circuit.
[0023] The beneficial effect of the above technical solution is that through the coordinated work of the common-mode inductor and the rectifier bridge, the charger is not interfered with by other devices when working, and will not affect the work of other devices. It can output a more stable DC voltage and provide reliable power input for subsequent circuits.
[0024] Further, the EMC circuit is electrically connected to the filter circuit. The filter circuit is electrically connected to the output end of the rectifier DB1, and the filter circuit is connected in parallel through two polar capacitors, and filters the direct current output by the EMC circuit. Specifically, in the present embodiment, the filter circuit includes a polar capacitor C7, a polar capacitor C8, an inductor L1 and a resistor R3. The two polar capacitors are arranged in parallel at the DC output end of the rectifier DB1. And, the inductor L1 and the resistor R3 are connected in parallel and then connected in series to one end of the polar capacitor C7. The two polar capacitors (C7 and C8) are respectively used to filter out the low-frequency ripple in the rectified DC voltage. The inductor L1 is used to suppress high-frequency interference signals, and the resistor R3 is used for current limiting. One end of the polar capacitors C7 and C8 is respectively connected to the DC output positive pole of the rectifier BD1, and the other end of the polar capacitors C7 and C8 is respectively connected to the negative pole of the rectifier BD1, and the inductor L1 and the resistor R3 are connected in parallel and then connected in series to one end of the polar capacitor C7. Among them, the filter circuit is used to further smooth the DC voltage and reduce voltage fluctuations and high-frequency noise.
[0025] The principle of the above technical solution is that the filter circuit of the present invention is connected after the bridge rectifier converts the AC power into DC power. The two polar capacitors use their capacitive reactance characteristics to bypass the low-frequency ripple, making the DC voltage smoother; the inductor L1 presents high impedance to the high-frequency interference signal according to its inductive reactance characteristics, thereby suppressing high-frequency noise; the resistor R3 cooperates with the inductor L1 to limit the current and adjust the damping effect. Through the coordinated work of these components, the DC voltage after rectification is further filtered.
[0026] When the present invention is implemented, the rectified DC voltage is firstly filtered by two polar capacitors to remove most of the low-frequency ripples, and then further processed by the inductor L1 and the resistor R3 to suppress high-frequency interference. Compared with some existing filter circuits, the present invention adopts a combination of inductors and resistors to enhance the ability to suppress high-frequency noise.
[0027] The beneficial effect of the above technical solution is that through the coordinated work of capacitors, inductors and resistors, ripples and high-frequency noise in the DC voltage are effectively filtered out, a purer and more stable DC voltage is output, and the power quality is improved.
[0028] Furthermore, the filter circuit may also include a non-polar capacitor, and the non-polar capacitor is arranged in parallel at the DC output end of the rectifier DB1. In this embodiment, the non-polar capacitor C69 is arranged in parallel at the DC output end of the rectifier DB1. By connecting two polar capacitors and one non-polar capacitor in parallel, the filtering efficiency is improved, the impact of voltage fluctuations on subsequent circuits is reduced, the power quality is improved, and a more reliable power supply is provided to the load, which helps to improve the stability and reliability of the entire power supply system.
[0029] Figure 5 In the embodiment of this application Figure 3 Circuit schematic diagram of the second control circuit board in area B. The second control circuit board is provided with a transformer circuit, a synchronous rectification circuit, a feedback circuit and a PWM control circuit, and the transformer circuit is electrically connected to the filter circuit, the synchronous rectification circuit and the PWM control circuit respectively, the synchronous rectification circuit is electrically connected to the feedback circuit, and the feedback circuit is electrically connected to the PWM control circuit.
[0030] The output end of the filter circuit is connected to a transformer circuit, wherein the transformer circuit includes a transformer T1, which is a step-down transformer, and the transformer T1 is used to adjust the voltage of the filtered direct current to a charging voltage. The 220V voltage of the external power supply (such as an AC power supply) is adjusted to a low voltage that can provide charging for external devices. Specifically, the low voltage can be 30V. The high voltage is converted into low voltage through the transformer circuit, thereby realizing voltage regulation and charging.
[0031] In this embodiment, both ends of the primary winding of the transformer T1 are connected in series to the filter circuit and the PWM control circuit, and the secondary winding of the transformer T1 is connected in series to the synchronous rectification control circuit. One end of the primary winding of the transformer T1 is connected in series to the SW pin of the PWM control chip U2 of the PWM control circuit to receive the pulse signal output by the PWM control circuit; the other end is connected to the power input through components such as capacitors and resistors, some of which are connected in series and some in parallel, to play a role in filtering and stabilizing the voltage. The secondary winding of the transformer T1 is connected in series to the synchronous rectification control circuit to transmit the AC voltage after voltage conversion to the synchronous rectification control circuit for rectification. Capacitor C2 and the like are connected in parallel to the primary winding of the transformer T1 to further filter out high-frequency clutter in the power input and stabilize the voltage at both ends of the primary winding of the transformer. Specifically, one end of the primary winding of the transformer T1 is connected in series to the SW pin of the PWM control chip U2, and the other end is first connected in series to the power input through a circuit composed of some capacitors and resistors in parallel; the secondary winding is directly connected in series to the synchronous rectification control circuit; components such as capacitor C2 are connected in parallel at both ends of the primary winding of the transformer T1.
[0032] The principle of the above technical solution is that the pulse signal output by the PWM control circuit causes the primary winding of the transformer T1 to generate a changing current, and according to the principle of electromagnetic induction, a changing magnetic field is generated in the iron core of the transformer, and then a corresponding voltage is induced in the secondary winding. The circuit composed of components such as capacitors and resistors assists the transformer to work stably and reduce voltage fluctuations and electromagnetic interference.
[0033] When the present invention is implemented, the transformer T1 works in coordination with the peripheral components to efficiently achieve voltage conversion and electrical isolation. The difference from the prior art is that the present invention optimizes the winding structure and material of the transformer T1, adopts a high magnetic permeability core material and a low-loss winding wire, and accurately calculates and adjusts the parameters of the peripheral components, thereby improving the energy conversion efficiency and anti-interference ability of the transformer.
[0034] The beneficial effects of the above technical solution are: through the transformer control circuit, effective voltage conversion and electrical isolation are achieved, stable and appropriate voltage input is provided for subsequent circuits, the safety of the circuit is guaranteed, the impact of electromagnetic interference on other circuits is reduced, and the reliability and stability of the entire power supply system are improved.
[0035] The synchronous rectification control circuit is used to efficiently convert the AC voltage output by the transformer secondary into a DC voltage. The synchronous rectification control circuit includes a synchronous rectification chip U1 and a MOSFET tube Q1. The synchronous rectification chip is used to adjust transient loads and synchronously adjust the charging voltage. The MOSFET tube is used to shunt the rectification circuit and reduce voltage loss.
[0036] In this embodiment, the synchronous rectification control circuit includes: a synchronous rectification chip U1, a MOSFET tube Q1, resistors (R1, R2, R5, R93, etc.) and capacitors (C1, C4, C5, etc.). Pins 1 and 2 of the synchronous rectification chip U1 are grounded (GND); pin 3 is connected in series to the RSET terminal through a resistor R5; pin 4 is connected in series to the VDD power supply through a capacitor C4; and pins 5-8 are VD ports. One end (P2) of the secondary winding of the transformer T1 is connected in series to pin 1 of the synchronous rectification chip U1 through a capacitor C1 and a resistor R1, and the other end (P3) is connected to pin 2. This connection method enables the synchronous rectification chip U1 to detect the voltage and current signals of the transformer secondary, providing a basis for rectification control. The drain (D) of the MOSFET tube Q1 is connected to the AC-OUT terminal, the source (S) is connected to the output VOUT terminal, and the gate (G) is connected to the control signal output related pin of the synchronous rectification chip U1 through a resistor R2, and is connected to the VOUT-EN signal terminal through a resistor R9. Under the control of the synchronous rectifier chip U1, the MOSFET tube Q1 shunts the rectifier circuit and uses its low on-resistance to reduce voltage loss.
[0037] The principle of the above technical solution is that the AC voltage signal output from the secondary of transformer T1 is input to the synchronous rectifier chip U1 through the series circuit of capacitor C1 and resistor R1, and chip U1 monitors the phase and amplitude of these signals in real time. When the appropriate voltage and current conditions are detected, the synchronous rectifier chip U1 outputs a control signal through the pin connected to the gate of MOSFET tube Q1, so that MOSFET tube Q1 is turned on to realize the rectification process, and the AC voltage is converted into a DC voltage and output to the VOUT terminal. Since the on-resistance of MOSFET tube Q1 is extremely low, it can greatly reduce the loss and improve the power conversion efficiency compared with the traditional diode rectification. Capacitors C4, C5 and resistors R5, R93 and other components work together to provide a stable working environment and accurate signal transmission for the synchronous rectifier chip U1, ensuring the stability and efficiency of the rectification process.
[0038] When the present invention is implemented, the synchronous rectification chip U1 works with the MOSFET tube Q1 and peripheral components such as resistors and capacitors, so that it can more accurately and quickly control the conduction and cutoff of the MOSFET tube Q1 according to the transformer secondary signal. At the same time, the resistance and capacitance parameters in the circuit are optimized, selected and matched, further improving the performance of the synchronous rectification control circuit and enhancing its adaptability to different loads and working conditions. Through the synchronous rectification control circuit, the power conversion efficiency is improved, the energy loss is reduced, the heating problem is reduced, and the reliability and stability of the power supply are improved.
[0039] In this embodiment, the feedback circuit is used to monitor the output voltage of the power supply in real time, and ensure the stability of the output voltage through a precise feedback adjustment mechanism, thereby ensuring the stable and reliable operation of the entire power supply system. The feedback circuit includes: an operational amplifier U12 and a voltage regulator diode U13, wherein the operational amplifier U12 is connected in series to the voltage regulator diode U13.
[0040] Specifically, the feedback circuit includes: an operational amplifier U12, a voltage-stabilizing diode U13, a plurality of resistors (R10, R88, R94-R98, etc.) and capacitors (C72, C73, etc.). The output voltage VOUT is sampled by voltage division through resistors R10 and R88. R10 and R88 are connected in series between VOUT and ground (GND-1), and a sampling voltage signal proportional to the output voltage is obtained from the end of R88 close to the ground, which is then transmitted to one end of the voltage-stabilizing diode U13. The other end of the voltage-stabilizing diode U13 is connected to the non-inverting input terminal (IN) of the operational amplifier U12 through a resistor R95. The voltage-stabilizing diode U13 plays a role in stabilizing the sampling voltage and preventing voltage fluctuations from affecting the subsequent comparison circuit. The inverting input terminal (V-) of the operational amplifier U12 is connected to a voltage-dividing circuit composed of resistors R97 and R98. R97 and R98 are connected in series to divide the reference voltage and provide a stable reference voltage for the operational amplifier U12. The operational amplifier U12 compares the sampled voltage at the in-phase input terminal with the reference voltage at the inverting input terminal, and outputs a corresponding signal according to the comparison result. Capacitor C72 is connected in parallel between the in-phase input terminal of the operational amplifier U12 and the ground (GND-1), and is used to filter out high-frequency noise in the sampled voltage, so that the signal input to the operational amplifier U12 is purer and more stable. Capacitor C73 is connected in parallel across resistor R97 to further stabilize the reference voltage and reduce the impact of voltage fluctuations on the comparison result. The output terminal (OUT) of the operational amplifier U12 is connected to the subsequent circuit for feedback regulation through resistor R96. The output signal carries the comparison information between the output voltage and the reference voltage, and is used to control the output of the power supply to achieve the stability of the output voltage.
[0041] When the output voltage VOUT changes, the voltage divider circuit composed of resistors R10 and R88 obtains the changed sampled voltage signal, and inputs it to the non-inverting input terminal of the operational amplifier U12 after being stabilized by the voltage stabilizing diode U13. At the same time, the voltage divider circuit composed of resistors R97 and R98 provides a stable reference voltage for the inverting input terminal of the operational amplifier U12. The operational amplifier U12 compares the two. If the sampled voltage is higher than the reference voltage, a high-level signal is output; if it is lower than the reference voltage, a low-level signal is output. The output signal is transmitted to the subsequent circuit through resistor R96 to adjust the working state of the power supply, such as controlling the duty cycle of the PWM control chip, thereby adjusting the output voltage to stabilize it near the set value. Capacitors C72 and C73 filter and stabilize the sampled voltage and reference voltage respectively to improve the accuracy and reliability of feedback control.
[0042] The present invention reasonably selects the resistance and capacitance of the resistor and capacitor, as well as the voltage stabilization value of the voltage stabilizing diode for the feedback circuit according to the output characteristics and working requirements of the power supply, so that the feedback circuit can respond to the change of the output voltage more quickly and accurately, effectively improve the stability and dynamic performance of the output voltage of the power supply, and avoid the problems of voltage fluctuation and power supply oscillation caused by untimely or inaccurate feedback adjustment. Through real-time monitoring and precise adjustment of the feedback circuit (loop control circuit), it can quickly respond to the fluctuation of the output voltage and effectively maintain the stability of the output voltage. The stable output voltage provides a reliable power supply for the load, improves the reliability and stability of the power supply system, enhances the adaptability of the power supply to different load conditions, and ensures the normal operation of various electronic devices.
[0043] In this embodiment, the PWM control circuit includes: a PWM control chip U2, a photocoupler U3 and an N-channel enhancement type MOS tube Q19. Specifically, the PWM control circuit includes: a PWM control chip U2, a transformer T1, an inductor L3, capacitors (C2, C9, C10, C12, etc.), resistors (R4, R7, R80, R18, etc.), diodes (D1, D2), a Zener diode ZD1, a photocoupler U3, a Zener diode U4 and an N-channel enhancement type MOS tube Q19.
[0044] The SW pin of the PWM control chip U2 is connected in series with one end of the primary winding of the transformer T1, which is used to control the current on and off of the primary side of the transformer T1, thereby controlling energy transmission. The other end of the primary winding of the transformer T1 is connected to the power input line via the inductor L3, which plays a role in smoothing current changes and assisting energy storage and release. The FB pin of the PWM control chip U2 is connected in series with the photocoupler U3. Specifically, after the output voltage is sampled by the voltage divider circuit composed of resistors R10 and R88, the sampling signal is first transmitted to the voltage regulator diode U13 of the feedback circuit, and then connected to the anode of the light-emitting diode in the photocoupler U3 through resistor R95, and the cathode of the light-emitting diode is grounded. The collector and emitter of the phototransistor inside the photocoupler U3 are connected to the FB pin of the PWM control chip U2. Through this connection, the feedback transmission of the output voltage signal to the control chip is realized, and U3 plays an electrical isolation role to prevent output interference from affecting the control circuit. The VDD pin provides working power for the PWM control chip U2. The VDD pin is connected in parallel with the capacitor C10. The other end of the capacitor C10 is grounded (PGND) to filter out high-frequency noise in the VDD power supply and stabilize the supply voltage of the PWM control chip U2.
[0045] The CS pin of the PWM control chip U2 is connected in series with the current sampling circuit through components such as resistor R18, monitors the current in the circuit in real time, and converts the current signal into a voltage signal and transmits it to the CS pin for functions such as overcurrent protection. Capacitor C2 is connected in parallel with the primary winding of the transformer T1 to absorb high-frequency clutter on the primary side of the transformer T1 and stabilize the voltage across the primary winding. Capacitor C9 is connected in parallel to the power input line to filter the input power supply and remove high-frequency noise and clutter. After diode D1 is connected in series with resistor R7, it is connected to the relevant circuit of the primary winding of the transformer T1, which may play a clamping or protective role. Diode D2 is connected in series with resistors R8 and R11 and connected to a specific circuit, which may also be used to clamp or protect circuit components. After the voltage regulator diode ZD1 is connected in parallel with resistor R80 and capacitor C1, one end is connected to the relevant pin of the PWM control chip U2, and the other end is grounded, which plays a role in stabilizing the voltage and protecting the PWM control chip U2 and related circuit components. After the voltage zener diode U4 is connected in series with the resistor R20, one end is connected to the signal line at the output end of the photocoupler U3 (connected to the phototransistor part of the output of U3), and the other end is grounded. U4 plays a role in voltage stabilization and protection. When the voltage in the feedback circuit exceeds its voltage stabilization value, U4 reversely breaks down and conducts to stabilize the voltage, prevent excessive voltage from damaging subsequent circuit components, and ensure stable transmission of the feedback signal.
[0046] The N-channel enhancement MOS transistor Q19 is connected to the first protocol chip U9 of the protocol control circuit. The gate (G) of the N-channel enhancement MOS transistor Q19 is connected to the relevant signal line in the feedback circuit (specifically, the line connected to the voltage-stabilizing diode U4 through the resistor R20) through components such as the resistor R21, the source (S) is grounded, and the drain (D) is connected to the FB-2 line. As a voltage-controlled device, when the gate (G) receives a voltage signal higher than the threshold, Q19 is turned on, allowing current to flow from the drain (D) to the source (S), thereby achieving circuit conduction; when the gate voltage is lower than the threshold, Q19 is turned off, blocking the current. Q19 participates in the control of current in the circuit and the regulation of voltage and power through the switching of the on and off states.
[0047] In addition, the ZCD pin, DRN pin, etc. of the PWM control chip U2 are respectively connected in series or in parallel with surrounding resistors, capacitors and other components to form corresponding detection and control auxiliary circuits to assist the PWM control chip U2 in more precise PWM control and ensure stable and efficient operation of the circuit.
[0048] The internal oscillator of the PWM control chip U2 generates a pulse signal, which is output to the primary winding of the transformer T1 through the SW pin. When the SW pin outputs a high level, the current passes through the primary winding of the transformer T1 and the inductor L3, and the inductor L3 stores energy; when the output is low, the inductor L3 releases energy. At the same time, the feedback circuit monitors the output voltage in real time and feeds back the voltage information to the FB pin. The PWM control chip U2 adjusts the duty cycle of the PWM signal generated by the oscillator according to the feedback signal. If the output voltage increases, the duty cycle is reduced to reduce energy transmission; if the output voltage decreases, the duty cycle is increased to increase energy transmission, thereby achieving stable control of the output voltage. The current sampling circuit provides current information to the PWM control chip U2 through the CS pin for functions such as overcurrent protection; the ZCD pin, DRN pin and other related auxiliary circuits assist the PWM control chip U2 in accurately controlling the output of the PWM signal. The optocoupler U3 ensures reliable transmission and electrical isolation of the feedback signal, the voltage regulator diode U4 ensures the stability of the feedback circuit, and the N-channel enhancement MOS tube Q19 participates in circuit switching and power regulation operations according to the control signal.
[0049] The beneficial effects of the above technical solution are: the PWM control circuit can adjust the output voltage and power of the power supply, and the fast dynamic response capability enables the power supply to better cope with sudden load changes and enhance the stability of the power supply system.
[0050] Fig.11It is a circuit schematic diagram of the protocol control circuit of the third control circuit board in the embodiment of the present application. The protocol control circuit is used for protocol control of the output interface and adjustment of the power output to meet the charging requirements of different devices and ensure the safety of the charging process. The protocol control circuit includes a first protocol control chip U9, a MOSFET tube Q13, a triode Q14, resistors (R63, R64, R66, R74, R75, R89, etc.), capacitors (C49, C50, C51, C58, C60, etc.) and a diode D5. Specifically, the first protocol control chip U9 is a Nanxin SC2003QFN-32 chip, which can support USBType-C, PD3.0, Apple charging protocol, BC1.2, DCP (dedicated charging port), HVDCP (Huawei high voltage fast charging protocol), FC (MediaTek fast charging protocol), AFC (Samsung adaptive fast charging protocol), FCP (Huawei fast charging protocol) and other protocols.
[0051] The first protocol control chip U9 has its pins connected to multiple peripheral components. The VSYS pin is connected to the power supply line VSYS through the resistor R89. At the same time, the pin is also connected to the ground in parallel with the capacitors C58 and C60 to play the role of filtering and stabilizing the voltage, ensuring that the chip obtains stable power input. The VDDM pin, VDD_5V pin, V1V8 pin, etc. are respectively connected to the corresponding power supply or circuit part to provide working voltage for different modules inside the chip.
[0052] The FB pin of the first protocol control chip U9 is connected to the feedback circuit through resistor R72, and is used to receive the feedback signal of the output voltage of the feedback circuit to adjust the output voltage of the power supply and ensure the stability of the output voltage. The SCL / SDA pin is connected to the I2C communication bus, which is used to communicate with other chips or modules to realize protocol interaction and transmission of control instructions. Pins such as DM1 (I / O) and DP1 (I / O) are connected to the Type-C interface related lines (such as the connection with the P2 interface) to transmit data signals and participate in the handshake and identification process of the Type-C protocol to determine the type of connected device and the required charging protocol. The INT pin is connected to the interrupt signal line. When the chip detects a specific event or abnormal situation, it outputs an interrupt signal through this pin to notify other circuits or chips to perform corresponding processing.
[0053] The gate (G) of MOSFET tube Q13 is connected to the INDETA2 pin of the first protocol control chip U9, the source (S) is grounded, and the drain (D) is connected to the base (B) of transistor Q14 through resistor R64. The first protocol control chip U9 controls the on or off of MOSFET tube Q13 through the signal output by the INDETA2 pin. When the INDETA2 pin outputs a high level, Q13 is turned on, so that current can flow to the base of transistor Q14 through resistor R64; when the output is a low level, Q13 is turned off, cutting off the current path.
[0054] The base (B) of transistor Q14 is connected to the drain of MOSFET tube Q13 through resistor R64, the emitter (E) is grounded through resistor R66 and diode D5, and the collector (C) is connected to the DP-EN signal line, and is connected to the power line through resistor R63. When MOSFET tube Q13 is turned on, current flows into the base of transistor Q14, turning on transistor Q14, and the DP-EN signal line is pulled low or high, thereby realizing the enabling control of related circuits, for example, controlling whether the power supply output function of the output interface is turned on.
[0055] Resistors R74 and R75 are connected in series between the SCL / SDA pin of the first protocol control chip U9 and the ground, acting as pull-down resistors to ensure that the I2C communication bus maintains a stable level state in the idle state, thereby ensuring the reliability of communication.
[0056] Capacitors C49, C50, C51, etc. are connected in parallel between the power supply line or the chip pin and the ground to play a filtering role, remove high-frequency noise in the power supply, stabilize the power supply voltage, and provide a stable working environment for the first protocol control chip U9 and other circuit components.
[0057] Through the feedback signal received by the FB pin, the control logic inside the first protocol control chip U9 adjusts the power output voltage to meet the set requirements. The SCL / SDA pin communicates with other chips or modules through I2C to negotiate and determine the charging protocol supported by the connected device (such as QC4.0, USBPD3.0, PPS protocol, etc.). Pins such as DM1 (I / O) and DP1 (I / O) participate in the protocol handshake process of the Type-C interface to identify the type and charging requirements of the connected device. When the chip detects a specific event or abnormal situation, it outputs an interrupt signal through the INT pin. At the same time, the first protocol control chip U9 controls the on and off states of the MOSFET tube Q13 and the transistor Q14 to enable control of related circuits. Components such as resistors and capacitors provide a stable power supply and signal environment for the chip and circuit to ensure the stable operation of the entire protocol control circuit. The protocol control circuit realizes automatic protocol control and power output adjustment of the Type-C interface, can quickly and accurately identify the type and charging requirements of the connected device, support multiple charging protocols, and meet the charging requirements of different devices.
[0058] Figure 6 This is a second circuit schematic diagram of a small-volume GaN two-in-one power charger provided in an embodiment of the present application. Figures 8 to 10 Shown separately Figure 6 Area D shows the circuit schematic diagram of the output interface circuit and the cell connection line circuit of the third control circuit board: the circuit schematic diagram of the first output interface circuit, the second output interface circuit, and the third output interface circuit. Fig.11 The complete schematic diagram of the circuit that makes up the third control board.
[0059] like Figure 8As shown, the first output interface circuit includes: a first output interface (Type-C interface), a MOSFET tube Q5, a triode Q9, a diode (ZD2-ZD6), a capacitor (C27, C28, C68), and a resistor (R25, R34, R99, R100, R101). The first output interface circuit is electrically connected to a synchronous rectification circuit, an MCU control circuit, a protocol control circuit, a DC-DC step-up and step-down control circuit, and a battery cell. Specifically, the source (S) of the MOSFET tube Q5 is connected to the first protocol control chip U9 of the protocol control circuit through the SNS_N_C line, and then connected to the MCU control chip U5 of the MCU control circuit; the drain (D) is connected to the first protocol chip U9 of the protocol control circuit through the USB_VBUSC line; and the gate (G) is connected to the NGATE line. Q5 plays the role of switch control in the circuit, and controls its conduction and cutoff through the signal input by the NGATE line, thereby controlling whether the current can flow from the SNS_N_C line to the USB_VBUSC line, and realizing the on-off control of the output power supply. The emitter (E) of transistor Q9 is grounded, the base (B) is connected to the first protocol chip U9 of the protocol control circuit through the HV_LED line, and the collector (C) is connected to the first output interface (Type-C interface) through the USB_VBUSC line. It may be used to indicate the working status of the output interface. When the USB_VBUSC line has voltage, under the appropriate control signal, the transistor Q9 may be turned on and emit light to prompt the user that the interface is in working state. Diodes ZD2-ZD6 are respectively connected between different pins and ground or between different pins of the TYPE-C1 interface. For example, ZD2 is connected between the CC2 pin (B5) and ground, and ZD3 is connected between the DP2 pin (B6) and ground. These diodes play a protective role to prevent the interface from being damaged or the circuit components connected to it when it is subjected to abnormal conditions such as static electricity and overvoltage, thereby ensuring the safety of the interface and the device. Capacitor C27 is connected in parallel between the USB_VBUSC line and the ground to play a filtering role, remove high-frequency clutter in the USB_VBUSC line, and stabilize the output voltage. Capacitor C28 is connected between the SNS_N_C line and the ground, and may be used to filter the signal on the line or stabilize the potential. Capacitor C68 is connected between the I_Type-c1 line and the ground, and also plays a role in filtering to ensure the stability of related signals. In addition, the first output interface is connected to the battery cell through the VDD3V3 line, and is connected to the second protocol control chip U11 of the DC-DC lifting control circuit through the I_Type-c1 line. Specifically, the first output interface is connected to the battery cell through the VDD3V3 line of the power output control circuit.
[0060] When an external device is connected to the first output interface (TYPE-C1 interface), the CC1 and CC2 pins detect the device connection and identify the device requirements through protocol handshake; they can adjust the output voltage and current to power the device by controlling the conduction and cutoff of the MOSFET tube Q5 according to the device requirements. During the power supply process, the capacitor filters the output voltage to ensure voltage stability; the diode prevents abnormal voltage from damaging the circuit and equipment. At the same time, the DP and DM pins realize data transmission, and information can be exchanged between the device and the power supply. Transistor Q9 indicates the working status of the interface according to the circuit status, providing intuitive feedback to the user.
[0061] like Fig. 9 As shown, the second output interface circuit includes: MOSFET tube Q10, MOSFET tube Q11, and a second output interface (USB interface, i.e., USB1 interface in the figure), and MOSFET tube Q10 is connected in series to MOSFET tube Q11. MOSFET tube Q10 and MOSFET tube Q11 are used to control the switch state of the second output interface. The second output interface circuit is electrically connected to the synchronous rectification circuit, the MCU control circuit, the protocol control circuit, the DC-DC lifting and lowering control circuit, and the battery cell. Specifically, the second output interface circuit is electrically connected to the MCU control chip U5 of the MCU control circuit and the first protocol control chip U9 of the protocol control circuit. The source (S) of the MOSFET tube Q10 is connected to the MCU control chip U5 of the MCU control circuit through the VOUT line, the drain (D) is connected to the source (S) of Q11 through the resistor R42, and the gate (G) is connected to the second protocol control chip U11 of the DC-DC lifting and lowering control circuit through the control signal line (EN_USB). The drain (D) of Q11 is connected to the second output interface (USB interface, i.e., the USB1 interface in the figure) and the MCU control chip U5 of the MCU control circuit through the INDET1 line, and the gate (G) is also connected to the second protocol control chip U11 of the DC-DC lifting and lowering control circuit through the control signal line (EN_USB). The control signal of the EN_USB line controls the conduction and cutoff of Q10 and Q11, thereby controlling whether the power supply of the VOUT line can be transmitted to the second output interface through the INDET1 line, thereby realizing the switch control of the output power supply. In addition, the second output interface is connected to the battery cell through the VDD3V3 line, and is connected to the second protocol control chip U11 of the DC-DC lifting and lowering control circuit through the I_USBA line. Specifically, the second output interface is connected to the battery cell through the VDD3V3 line of the power output control circuit.
[0062] Resistor R42 is connected in series between Q10 and Q11, and plays the role of current limiting or voltage division, protecting circuit components and stabilizing current or voltage. Resistor R44 is connected in the gate control circuit of Q10, and may be used to adjust the size of the gate signal or play an isolation role. Resistors R40 and R41 are connected in series in the DM1 and DP1 data lines of the USB1 interface, respectively, to play the role of impedance matching and protection, to ensure the stability and reliability of data transmission, and to prevent data signals from being interfered with or damaging the interface circuit. Resistors R45, R46, and R47 form a voltage divider circuit, which is connected between the VDD3V3 power supply and the ground, and provides a suitable voltage signal for the relevant line (I_USB1 line) through voltage division, which is used for detection or control functions. Capacitor C35 is connected in parallel between the drain of Q11 and the ground, and plays a filtering role, removing high-frequency clutter in the INDET1 line and stabilizing the output voltage. Capacitors C36 and C37 are connected in parallel between the DM1 and DP1 data lines of the USB1 interface and the ground, respectively, to filter the data signal, reduce signal interference, and ensure the accuracy of data transmission. Capacitor C39 is connected between the Vbus line of the USB1 interface and the ground, and plays a role in filtering and stabilizing the power supply voltage. Capacitor C41 is connected between the I_USB1 line and the ground, and also plays a role in filtering and stabilizing the voltage signal of the line.
[0063] The second output interface realizes stable power output and reliable data transmission, and can provide adaptive charging and communication functions for a variety of external devices, improving the applicability and intelligence of the power supply system.
[0064] like Fig.10As shown, the third output interface circuit includes: a MOSFET tube Q12, a third output interface, and the MOSFET tube Q12 is connected in series to the third output interface. The third output interface circuit is electrically connected to a synchronous rectification circuit, an MCU control circuit, a protocol control circuit, a DC-DC lifting and lowering control circuit, and a battery cell. In this embodiment, the third output interface is a Type-C interface. The MOSFET tube Q12 plays a switch control role in the circuit. The source (S) of the MOSFET tube Q12 is connected to the MCU control chip U5 of the MCU control circuit through the VOUT line, the drain (D) is connected to the third output interface through the VB USB line, and the gate (G) is connected to the second protocol control chip U11 of the DC-DC lifting and lowering control circuit through the EN_TYPEC2 control signal line. Through the high and low level changes of the EN_TYPEC2 control signal, the conduction and cutoff of Q12 can be controlled, and then the power of the VOUT line can be controlled to be transmitted to the VBUSB line, so as to realize the on-off control of charging the battery cell or supplying power to the outside. Resistor R50 is connected between the gate of Q12 and the EN_TYPEC2 control signal line, and may be used to adjust the strength and speed of the gate signal or to play an isolation protection role to ensure that Q12 can respond to the control signal stably and reliably. Resistor R49 is connected in series in the VBUSB line to limit current or divide voltage, protect circuit components and stabilize the voltage or current of the VBUSB line. Resistors R56 and R91 form a voltage divider circuit, which is connected between the VOUT line and the ground. The VOUT1-V signal is generated by voltage division. The signal may be used to feedback the voltage state of the VOUT line and provide voltage monitoring information for the power management system. And, the third output interface is connected to the battery cell through the VDD3V3 line, and is connected to the second protocol control chip U11 of the DC-DC lifting control circuit through the I_Type-c1 line. Specifically, the third output interface is connected to the battery cell through the VDD3V3 line of the power output control circuit.
[0065] Figure 7 Show Figure 6Area C shows the circuit schematic diagram of the MCU control circuit of the fourth control circuit board. The fourth control circuit board is provided with an MCU control circuit and a power output control circuit. The MCU control circuit is electrically connected to the synchronous rectification circuit, the battery cell, and the output interface. In this embodiment, the output interface includes a first output interface, a second output interface, and a third output interface. The MCU control circuit includes an MCU control chip U5, four MOSFET tubes (Q3, Q4, Q6, Q7) connected to the MCU control chip U5, an inductor L4, four non-polar capacitors (C25, C20, C21, C26) connected in parallel, three non-polar capacitors (C24, C23, C22) connected in parallel with a polar capacitor (C17), MOSFET tube Q2, and MOSFET tube Q8. The inductor L4 is connected in series with the MOSFET tube Q6 and the MOSFET tube Q7 in the circuit, and the inductor L4 can store and release energy, stabilize the current, and reduce current fluctuations. The MCU control chip U5 is connected to the battery cell through the VBAT+ line of the power output control circuit. Exemplarily, the MCU control chip U5 has a built-in single-chip microcomputer, and the MCU control chip U5 is a SC1812 QFN-32 chip. Specifically, after the MCU control chip U5 is connected in series with four non-polar capacitors (C25, C20, C21, and C26) connected in parallel, it is connected to the positive electrode of the battery cell through the VBAT+ line of the power output control circuit. The MCU control chip U5 is connected to the synchronous rectification circuit through the VOUT line and the VOUT-EN line respectively. After the MCU control chip U5 is connected to the MOSFET tube Q2, it is connected to the battery cell; after the MCU control chip U5 is connected to the MOSFET tube Q8, it is connected to the second protocol control chip U11 of the DC-DC lifting and lowering control circuit. After the MCU control chip U5 is connected to the MOSFET tube Q2 and the MOSFET tube Q8, it is connected to the second protocol control chip U11 of the DC-DC lifting and lowering control circuit through the I_USBA line. MCU control chip U5 can control the conduction and cutoff of MOSFET tube Q2 and MOSFET tube Q8: in the switching circuit between battery power supply and external adapter power supply, by controlling the conduction and cutoff of Q2, it is determined whether the battery or external power supply is used to power the subsequent circuit. When the external adapter is connected and the conditions are met, Q2 is turned on to enable the external power supply; otherwise, the battery is used to power the subsequent circuit.
[0066] When the power charger body is connected to an external power source, the MCU control chip U5 controls the MOSFET tube Q2 to turn on so that the external power source supplies power; otherwise, the battery cell supplies power. Specifically, when the power charger body is connected to an external power source and meets the preset conditions, the MCU control chip U5 controls the MOSFET tube Q2 to turn off so that the external power source supplies power; when the battery charger body is not connected to the external power source, the MCU control chip U5 controls the MOSFET tube Q2 to turn on so that the battery cell supplies power. MOSFET tube Q8 is connected to the second protocol control chip U11 of the DC-DC lifting and lowering control circuit through the I_USBA line. The second protocol control chip U11 sends a control signal to the gate of Q8 according to the received protocol signal or system status information to control the conduction and cutoff of Q8. The second protocol control chip U11 of the DC-DC lifting and lowering control circuit detects the status information of the output interface (the first output interface, the second output interface, and the third output interface), and the second protocol control chip U11 controls the MOSFET tube Q8 to turn on or off. Specifically, when the power charger body switches from being powered by a battery cell to being powered by an external power source, the voltage conversion is performed through the DC-DC step-up and step-down control circuit. At this time, the second protocol control chip U11 controls the MOSFET tube Q8 to be turned on, so that the power supply can enter the DC-DC step-up and step-down control circuit according to the established path for step-up and step-down processing, and then supply power to the output interface load. Otherwise, when the power charger body switches from being powered by a battery cell to being powered by an external power source, the second protocol control chip U11 controls the MOSFET tube Q8 to be turned off.
[0067] The power output control circuit includes a power output control chip U6, which can be a low voltage drop linear regulator or a switching regulator. The power output control circuit is electrically connected to the synchronous rectification circuit and the battery cell control circuit. Specifically, the power output control circuit includes two diodes (D3, D4) connected in parallel, a resistor R51, capacitors (C46, C47) and a power output control chip U6.
[0068] In this embodiment, the anode (pin 2) of the diode D3 is connected to the synchronous rectification circuit through the VOUT line, and the cathode (pin 1) is connected to the Vin pin of the power output control chip U6 through the resistor R51. The anode (pin 2) of the diode D4 is connected to the positive electrode of the battery cell of the battery cell control circuit through the VBAT+ line, and the cathode (pin 1) is also connected to the Vin pin of the power output control chip U6 through the resistor R51. The two diodes play a unidirectional conduction role, ensuring that the current can only flow from VOUT or VBAT+ to the Vin pin of the chip U6, preventing the current from flowing in the reverse direction and causing damage to the circuit. In addition, the resistor R51 is connected in series between the cathodes of the diodes D3 and D4 and the Vin pin of the chip U6, which plays the role of current limiting and voltage dividing, limiting the current flowing into the chip U6, protecting the chip U6 from being damaged by excessive current, and may also adjust the input voltage to meet the input requirements of the chip U6.
[0069] In this embodiment, capacitor C46 is connected in parallel between resistor R51 and ground to filter and remove high-frequency noise in the input voltage, making the voltage input to chip U6 more stable and pure, and reducing the impact of voltage fluctuations on the operation of chip U6. Capacitor C47 is connected in parallel between the Vout pin of chip U6 and ground to further filter the output VDD3V3 voltage to ensure the stability of the output voltage.
[0070] Fig.12 It is a circuit schematic diagram of the battery cell control circuit of the fourth control circuit board in the embodiment of the present application. In this embodiment, a battery cell control circuit is also provided on the fourth control circuit board, and the battery cell control circuit is electrically connected to the battery cell. The battery cell control circuit includes a first battery cell control chip U8, a second battery cell control chip U7, and a third battery cell control chip U10. The first battery cell control chip U8, the second battery cell control chip U7, and the third battery cell control chip U10 are all GaN control chips. The battery cell includes a battery protection board connection point (BP), a battery positive electrode (B+, i.e.: battery positive electrode VBAT+), and a battery negative electrode (B-, i.e.: battery negative electrode VBAT-).
[0071] In this embodiment, the cell control circuit includes a first cell control chip U8, a second cell control chip U7, a third cell control chip U10, a MOSFET tube Q15, a MOSFET tube Q16, a MOSFET tube Q17, a MOSFET tube Q18, and capacitors (C53, C54, C55, C56). The first cell control chip U8 is used to monitor and control the charging and discharging of the cell. The drain of the MOSFET tube Q17 is connected in series with the drain of the MOSFET tube Q18. When the first cell control chip U8 detects abnormal conditions such as overcurrent and overvoltage, it outputs control signals through the OC and OD pins to control the conduction and cutoff of the MOSFET tube Q17 and the MOSFET tube Q18 to protect the cell; the VC pin is connected to the circuit-related node through the resistor R68, which may be used to monitor or control the circuit voltage.
[0072] The drain (D) of MOSFET tube Q15 is connected in series with the positive electrode VBAT+ of the battery through resistor R61, and the source (S) is connected to one end of resistor R65 and connected to BP at the same time; the gate (G) is connected in series with the OUT pin of the second battery cell control chip U7. The VDD pin of the second battery cell control chip U7 is connected to the power supply, the VSS pin is grounded, and the capacitor C53 is connected in parallel between the VDD and VSS pins to play a filtering role and stabilize the power supply of the second battery cell control chip U7. The second battery cell control chip U7 outputs a driving signal through the OUT pin to control the conduction and cutoff of Q15, thereby controlling the current path between the positive electrode of the battery and BP.
[0073] The drain (D) of MOSFET tube Q16 is connected to the other end of resistor R65, the source (S) is connected to the negative electrode VBAT- of the battery; the gate (G) is connected in series with the OUT pin of the third battery cell control chip U10. The VDD pin of the third battery cell control chip U10 is connected to the power supply, the VSS pin is grounded, and the capacitor C56 is connected in parallel between the VDD and VSS pins to play a filtering role and stabilize the power supply of the third battery cell control chip U10. The third battery cell control chip U10 outputs a driving signal through the OUT pin to control the conduction and cutoff of the MOSFET tube Q16, thereby controlling the current path between the negative electrode of the battery and BP.
[0074] In the battery cell control circuit, B+ is connected in series with the drain of Q15 through resistor R65, the source of Q15 is connected in series with the drain of Q16 after passing through resistor R69, and the source of Q16 is connected to B-. The BP connection point is connected to the source of Q15. This connection method enables the charging and discharging process of the battery cell to be effectively controlled. When charging, the current of the battery cell flows from B+, passes through resistors R65, Q15, R69, and Q16 to reach B-; when discharging, the current flows in the opposite direction. The first battery cell control chip U8 achieves precise management of the charging and discharging process of the battery cell by controlling the conduction and cutoff of Q15 and Q16.
[0075] The first cell control chip U8 monitors the circuit current in real time through the CS pin. When the current exceeds the set threshold, it controls the MOSFET tubes Q17 and Q18 through the OC and OD pins to cut off the circuit to prevent overcurrent from damaging the cell. The first cell control chip U8 monitors the circuit voltage through the VC pin. When the voltage is abnormal, it controls the conduction and cutoff of the MOSFET tubes Q15 and Q16 to adjust the charge and discharge state of the cell to ensure that the cell works within a safe voltage range. The first cell control chip U8 controls the output drive signals of the second cell control chip U7 and the third cell control chip U10 to control the conduction and cutoff of the MOSFET tubes Q15 and Q16 respectively, thereby achieving precise control of the cell charge and discharge process: realizing the conversion of constant current charging, constant voltage charging and other stages during charging; stabilizing the output voltage during discharge. Under the control of the first battery cell control chip U8, MOSFET tubes Q17 and Q18 can quickly cut off the circuit in abnormal conditions such as overcurrent and overvoltage to protect the battery cells and other circuit components; at the same time, the filtering effect of capacitors C55, C53, and C56 and the current limiting and voltage dividing effects of resistors improve the stability and reliability of the circuit.
[0076] Fig.13 : This is a circuit schematic diagram of the second protocol control chip of the DC-DC step-up and step-down control circuit of the fourth control circuit board in the embodiment of the present application. The DC-DC step-up and step-down control circuit is provided with a second protocol control chip U11, and the second protocol control chip U11 is respectively connected to the first output interface, the second output interface, and the third output interface. Exemplarily, the second protocol control chip U11 is the CS32G020K8U6-QFN32 protocol control chip of Zhongyi Xinsheng. The second protocol control chip U11 supports the USB PD protocol.
[0077] Fig.14 It is a circuit schematic diagram of the key control circuit of the fourth control circuit board in the embodiment of the present application. The fourth control circuit board is provided with a key control circuit for controlling the switch state of the power charger body. By the user pressing the key operation, the control and setting of various functions of the charger are realized, and the convenience and flexibility of the charger are improved. In one embodiment, the key control circuit is electrically connected to the MCU control circuit. The key control circuit includes a key SW1 and resistors (R76, R77, R78, R79, R81, R82, R83, R84). One end of the key SW1 is grounded, and the other end is connected to a signal line named KEY through a resistor R76. When the user presses the key SW1, the KEY signal line originally at a high level will be pulled down to generate a low level signal; when the key is not pressed, the KEY signal line remains in a high level state. Through this change in high and low levels, the user's key operation information is transmitted to the MCU control circuit of the charger.
[0078] The button SW1 is used as an input element for user operation. It changes the level state of the KEY signal line by pressing and releasing it. When the button is pressed, the circuit is turned on, the KEY signal line is grounded, and a low-level signal is output; when the button is released, the circuit is disconnected, and the KEY signal line maintains a high level under the action of resistor R76. The MCU control circuit of the charger detects the level change of the KEY signal line and identifies the user's key operation. The part composed of resistors R77-R84 and pin header JP3 can be used to configure key-related function parameters or select different operation modes. For example, different resistor combinations may correspond to different function settings. When the pin header is connected to a specific circuit or device, diversified control of the charger function can be achieved.
[0079] In one embodiment, the key control circuit is electrically connected to the second protocol control chip U11 of the DC-DC step-up and step-down control circuit. The KEY pin of the second protocol control chip U11 is connected in series to the key SW1 of the key control circuit.
[0080] The button control circuit provides users with an intuitive and convenient operation method, making the use of the charger more user-friendly. Functions such as power on, power off, mode switching and function setting achieved through button operation meet users' diverse needs for chargers in different scenarios.
[0081] Fig.15 It is a circuit schematic diagram of the temperature detection circuit of the fourth control circuit board in the embodiment of the present application. A temperature detection circuit may also be provided on the fourth control circuit board, and specifically, the temperature detection circuit is electrically connected to the MCU control circuit. The temperature detection circuit is used to monitor the temperature condition inside the main body of the power charger, and provide important temperature information feedback for the safe, stable and efficient operation of the charger, so as to realize temperature-related protection and control functions. The temperature detection circuit is provided with a negative temperature coefficient thermistor NTC1. One end of the negative temperature coefficient thermistor NTC1 is connected to the resistor R73, and the other end is grounded. The resistance value of NTC1 changes with the change of temperature: the resistance value decreases when the temperature rises, and the resistance value increases when the temperature decreases. The fixed resistor R73 is connected in series with NTC1, and they together form a voltage divider circuit. The other end of R73 is connected to the resistor R85, and the other end of R85 is connected to the 3.3V power supply (VDD3V3). Through this voltage divider circuit, the change in the resistance value of NTC1 is converted into a change in voltage, so that the voltage at the connection point between NTC1 and R73 can reflect the current temperature condition.
[0082] Capacitor C62 is connected in parallel with NTC1. The main function of capacitor C62 is filtering, which can effectively remove high-frequency noise interference in the circuit, making the detected temperature-related voltage signal more stable and accurate, and providing reliable input for subsequent signal processing.
[0083] The principle of the above technical solution is: using the negative temperature coefficient characteristic of NTC1 to convert the change of temperature into the change of resistance value, and then further converting the change of resistance value into the change of voltage through the voltage divider circuit composed of R73. For example, when the temperature inside the charger rises, the resistance value of NTC1 decreases. According to the voltage divider principle, the voltage at the connection point between NTC1 and R73 will change accordingly (usually decrease); conversely, when the temperature decreases, the resistance value of NTC1 increases, and the voltage at the connection point will also change accordingly. Capacitor C62 filters the voltage signal, and after removing interference, the stable voltage signal can be connected to the subsequent circuit (such as the ADC sampling port in the MCU control circuit of the charger) for collection and processing. The MCU control circuit can calculate the current temperature value inside the charger based on the collected voltage value through a pre-set algorithm and corresponding relationship.
[0084] In one embodiment, the temperature detection circuit is electrically connected to the second protocol control chip U11 of the DC-DC step-up and step-down control circuit. The NTC pin of the second protocol control chip U11 is connected in series to the negative temperature coefficient thermistor NTC1 of the temperature detection circuit. Through this connection, the second protocol control chip U11 can obtain temperature information in real time, provide data support for the temperature protection, temperature compensation and other functions of the power supply system, and ensure the stable operation of the system under different temperature environments.
[0085] The temperature detection circuit can monitor the temperature condition of the charger in real time and accurately, provide an effective overheating protection mechanism for the charger, and improve the safety of the charger.
[0086] The embodiments described above are only used to illustrate the technical solutions of the present application, rather than to limit them. Although the present application has been described in detail with reference to the aforementioned embodiments, a person skilled in the art should understand that the technical solutions described in the aforementioned embodiments may still be modified, or some of the technical features may be replaced by equivalents. Such modifications or replacements do not deviate the essence of the corresponding technical solutions from the spirit and scope of the technical solutions of the embodiments of the present application, and should all be included in the protection scope of the present application.
Claims
1. A small-volume GaN two-in-one power charger, comprising a power charger body, characterized in that: The power charger body includes four control circuit boards and battery cells, and the four control circuit boards and battery cells are arranged up and down, wherein: The first control circuit board is provided with an EMC circuit and a filter circuit, and the first control circuit board is connected to an external power supply; The second control circuit board is provided with a transformer circuit, a synchronous rectification circuit, a feedback circuit, and a PWM control circuit; The third control circuit board is provided with a protocol control circuit, and the third control circuit board is provided with an output port; The fourth control circuit board is configured with an MCU control circuit, a DC-DC step-up and step-down control circuit, and a battery cell control circuit; the MCU control circuit is used to control the output port to supply power to an external device; And, the MCU control circuit is also used for: when the power charger body is connected to an external power source, the external power source is used to supply power; when the battery charger body is not connected to the external power source, the battery cell is used to supply power; Furthermore, the first control circuit board is electrically connected to the second control circuit board, the second control circuit board is electrically connected to the third control circuit board, the fourth control circuit board and the battery cell respectively, the third control circuit board is electrically connected to the fourth control circuit board, and the fourth control circuit board is electrically connected to the battery cell.
2. The small-volume GaN two-in-one power charger according to claim 1, characterized in that: The fourth control circuit board is also provided with a cell control circuit, the cell control circuit is electrically connected to the cell, and the cell control circuit includes a first cell control chip U8, a second cell control chip U7, and a third cell control chip U10; Among them, the first battery cell control chip U8, the second battery cell control chip U7, and the third battery cell control chip U10 are all GaN control chips, which are used to monitor and control the charging and discharging of the battery cells.
3. The small-volume GaN two-in-one power charger as claimed in claim 2, characterized in that: The fourth control circuit board is also provided with a power output control circuit, which is electrically connected to the synchronous rectification circuit and the battery cell control circuit; the power output control circuit includes a power output control chip U6 and two diodes connected in parallel; Among them, the anode of one diode is connected to the synchronous rectification circuit, the anode of another diode is connected to the positive electrode of the battery cell of the battery cell control circuit, and the cathodes of the two diodes are connected in parallel and connected to the Vin pin of the power output control chip U6.
4. The small-volume GaN two-in-one power charger as claimed in claim 3, characterized in that: The DC-DC step-up and step-down control circuit is provided with a second protocol control chip U11, and the second protocol control chip U11 is connected to the output interface; and the MCU control circuit is electrically connected to the synchronous rectification circuit, the battery cell, and the output interface respectively; the MCU control circuit includes an MCU control chip U5; The MCU control chip U5 is electrically connected to the synchronous rectification circuit. The MCU control chip U5 is connected to the MOSFET tube Q2 and then connected to the battery cell, so that: when the power charger body is connected to an external power source and meets the preset conditions, the MCU control chip U5 controls the MOSFET tube Q2 to be turned off, so that the power is supplied by the external power source; when the battery charger body is not connected to the external power source, the MCU control chip U5 controls the MOSFET tube Q2 to be turned on, so that the power is supplied by the battery cell; Furthermore, after the MCU control chip U5 is connected to the MOSFET tube Q8, it is connected to the second protocol control chip U11 of the DC-DC step-up and step-down control circuit, so that: when the power charger body switches from being powered by the battery cell to being powered by an external power supply, the voltage conversion is performed through the DC-DC step-up and step-down control circuit, and the second protocol control chip U11 controls the MOSFET tube Q8 to be turned on, so that the power charger body performs step-up and step-down processing to supply power to the output interface load; otherwise, when the power charger body switches from being powered by the battery cell to being powered by an external power supply, the second protocol control chip U11 controls the MOSFET tube Q8 to be turned off.
5. The small-volume GaN two-in-one power charger as claimed in claim 4, characterized in that: The fourth control circuit board is provided with a key control circuit for controlling the switch state of the power charger body; the key control circuit is electrically connected to the MCU control circuit, and the key control circuit includes a key SW1; The key control circuit is electrically connected to the second protocol control chip U11 of the DC-DC step-up and step-down control circuit; the KEY pin of the second protocol control chip U11 is connected in series to the key SW1 of the key control circuit.
6. The small-volume GaN two-in-one power charger as claimed in claim 4, characterized in that: The fourth control circuit board is also provided with a temperature detection circuit, and the temperature detection circuit is provided with a negative temperature coefficient thermistor NTC1; the temperature detection circuit is electrically connected to the MCU control circuit; The temperature detection circuit is electrically connected to the second protocol control chip U11 of the DC-DC step-up and step-down control circuit; the NTC pin of the second protocol control chip U11 is connected in series to the negative temperature coefficient thermistor NTC1.
7. The small-volume GaN two-in-one power charger according to claim 4, characterized in that: The third control circuit board also includes an output interface circuit, in which the output interface is arranged; the output interface circuit is electrically connected to the synchronous rectification circuit, the MCU control circuit, the protocol control circuit, the DC-DC step-up and step-down control circuit and the battery cell; Among them, the output interface circuit is electrically connected to the MCU control chip U5 of the MCU control circuit, the first protocol control chip U9 of the protocol control circuit, the second protocol control chip U11 of the DC-DC step-up and step-down control circuit, and is connected to the battery cell through the power output control circuit.
8. The small-volume GaN two-in-one power charger according to claim 7, characterized in that: The number of the output interfaces is at least two, and the number of the output interfaces is more than two.
9. The small-volume GaN two-in-one power charger according to claim 4, characterized in that: The protocol control circuit is used for protocol control of the output interface; the protocol control circuit includes a first protocol control chip U9, a MOSFET tube Q13 and a triode Q14, the first protocol control chip U9 is electrically connected to the feedback circuit, the first protocol control chip U9 is electrically connected to the MOSFET tube Q13 to control the conduction or cutoff of the MOSFET tube Q13; the triode Q14 is electrically connected to the MOSFET tube Q13.
10. The small-volume GaN two-in-one power charger according to claim 4, characterized in that: The PWM control circuit includes: a PWM control chip U2, a photocoupler U3 and an N-channel enhancement type MOS tube Q19. Among them, the SW pin of the PWM control chip U2 is connected in series with one end of the primary winding of the transformer T1; the FB pin of the PWM control chip U2 is connected in series with the photocoupler U3, and the N-channel enhancement mode MOS tube Q19 is connected to the first protocol chip U9 of the protocol control circuit.