Method for generating waveform for quantum computing, storage medium and waveform generator

Abstract

The present application proposes a method, storage medium and waveform generator for generating waveforms for quantum computing, which solves the technical problem of uncertain transmission delay between the host computer and the waveform generator. The present application proposes a method for generating waveforms for quantum computing, including generating and storing an envelope; multiplying the amplitude by the envelope; setting or adjusting the phase and frequency, etc. The present application also proposes a generating device for generating waveforms for quantum computing, configured to execute the above method. The present application also proposes a storage medium on which an instruction set is stored. The present application also proposes a generating device for generating waveforms for quantum computing, configured to execute the instructions in the above instruction set. The present application also proposes a waveform generator and generating system for quantum computing, configured to execute the above method. The technical solution proposed in the present application is suitable for application scenarios with fast feedback.

Description

Technical Field

[0001] The present application relates to the field of quantum computers, and in particular to a method for generating a waveform for quantum computing, a storage medium, and a waveform generator. Background Art

[0002] Currently, quantum computing measurement and control waveform sequences are typically generated using an arbitrary wave generator (AWG). This operating mode involves the user defining the desired waveform through computer software, and this waveform data is digitally stored in the AWG's memory. This waveform data is then output under a unified clock signal and processed to form the arbitrary waveform. This operating mode presents the following problems. First, the waveform data must be pre-calculated within the host computer and transmitted to the AWG. As the number of control channels and the depth of quantum circuits increase, the hardware resource requirements and power consumption increase, leading to a rapid decline in the efficiency of quantum circuit compilation and execution, making it difficult to meet the expansion needs of quantum computers. Second, the limited memory of the AWG limits the depth of waveform data storage, making it difficult to cope with the challenges arising from the continued increase in quantum circuit depth. Third, waveform calculations on the host computer require a relatively long time, and the transmission delay between the computer and the AWG is high and uncertain, making rapid feedback at the quantum level impossible. For example, in some application scenarios, fast feedback needs to be completed before the quantum bit undergoes significant decoherence. This time requirement is generally several hundred nanoseconds or even shorter, and existing arbitrary wave generators are difficult to meet this time requirement. Summary of the Invention

[0003] In response to the technical problems existing in the prior art, the present application proposes a method for generating a waveform for quantum computing, including storing a received waveform envelope or generating a waveform envelope locally and storing it; receiving amplitude information from a host computer and multiplying it with the stored envelope; setting or adjusting the phase and frequency of the waveform; synthesizing the waveform envelope, frequency and phase to generate an output waveform; sampling an external waveform; comparing the output waveform or its deformation with the sampled waveform or its deformation, comparing the comparison result with a discrimination threshold, and locally generating a decision to adjust the output waveform.

[0004] In particular, the present application proposes a method for generating a waveform for quantum computing, wherein locally generating a waveform envelope includes receiving first data from a host computer, performing interpolation processing on the first data, and generating a waveform envelope for storage; or receiving second data from the host computer and locally generating a waveform envelope based on the second data.

[0005] In particular, the method for generating a waveform for quantum computing proposed in this application includes setting or adjusting the frequency or phase of the waveform, setting or adjusting the phase or frequency according to the consistency rules of the quantum bit reference system and storing it; or, additionally adjusting the phase or frequency used to synthesize the output waveform without changing the stored phase or frequency.

[0006] In particular, the method for generating a waveform for quantum computing proposed in this application includes introducing background microwaves to adjust the output waveform.

[0007] In particular, the method for generating a waveform for quantum computing proposed in the present application further includes providing the output waveform to the outside while waiting for a specific signal to be valid or after a preset length of time after waiting for a specific signal to be valid.

[0008] The present application also proposes a device for generating a waveform for quantum computing, which is configured to execute the above method.

[0009] The present application also proposes a storage medium on which a processor-readable instruction set is stored. When the instructions in the instruction set are executed, the above method is performed.

[0010] In particular, the storage medium proposed in the present application, wherein the instruction for executing storage of the received waveform envelope includes at least the envelope starting address and the envelope length.

[0011] In particular, the storage medium proposed in the present application, wherein the instruction for executing setting the phase and frequency of a waveform includes at least a frame identifier and data, wherein the data includes frequency, phase, timestamp or delay.

[0012] In particular, the storage medium proposed in the present application includes one or more instructions for executing an operation of sampling an external waveform, which include a channel identifier, a sampling frequency, a length of the waveform to be sampled, and / or sampling mode information.

[0013] In particular, the storage medium proposed in the present application includes instructions for executing multiplication of amplitude information received from a host computer with a stored envelope, and additional adjustment of the phase or frequency used to synthesize an output waveform without changing the stored phase or frequency, which include an envelope starting address, envelope length, amplitude information, additional phase, and additional frequency.

[0014] In particular, the storage medium proposed in this application, wherein the instructions for executing multiplication of amplitude information received from a host computer and a stored envelope, and additionally adjusting the phase or frequency used to synthesize the output waveform without changing the stored phase or frequency are the same instruction.

[0015] In particular, the storage medium proposed in the present application, which executes instructions for locally generating a waveform envelope, receiving amplitude information from a host computer and multiplying it with the stored envelope, and providing the output waveform to the outside when waiting for a specific signal to be valid or after a preset time length after waiting for a specific signal to be valid, includes a trigger type representing a specific signal, a time interval representing a preset time length, an envelope length, an envelope shape identification code, an amplitude, an additional frequency, and an additional phase.

[0016] In particular, the storage medium proposed in the present application is an instruction that executes the instructions of generating a waveform envelope locally, receiving amplitude information from a host computer and multiplying it with the stored envelope, and providing the output waveform to the outside when a specific signal is valid or after a preset length of time after the specific signal is valid.

[0017] The present application also proposes a device for generating a waveform for quantum computing, which is electrically connected between a host computer and a quantum device and is configured to execute instructions in the instruction set stored in the above-mentioned storage medium.

[0018] The present application also proposes a waveform generator for quantum computing, comprising: an instruction processing module, configured to receive, parse and store instructions; an envelope module, electrically connected to the instruction processing module, configured to store the waveform envelope received according to the instruction or to generate and store the waveform envelope locally; a frequency and phase module, electrically connected to the instruction processing module, configured to set, adjust and store the frequency and phase of the waveform according to the instruction; a synthesis module, electrically connected between the envelope module and the frequency and phase module, configured to integrate the outputs of the two to generate a first waveform; and a feedback module, electrically connected to the instruction processing module and the synthesis module, configured to obtain a second waveform from external sampling, and to receive the first waveform from the synthesis module, and configured to compare the first waveform or its deformation with the second waveform or its deformation, and provide feedback to the instruction processing module based on the comparison result; wherein the instruction processing module is configured to select a corresponding instruction based on the feedback and execute it by the corresponding module.

[0019] In particular, the waveform generator for quantum computing proposed in this application, wherein the envelope module also includes an interpolation processing sub-module, electrically connected to the instruction processing module, configured to adjust the sampling rate of the waveform based on instructions and data and generate a waveform envelope.

[0020] In particular, the waveform generator for quantum computing proposed in this application, wherein the envelope module further includes a waveform envelope generation submodule, which is electrically connected to the instruction processing module and configured to generate a waveform envelope based on data and instructions.

[0021] In particular, the waveform generator for quantum computing proposed in this application, wherein the envelope module includes a waveform envelope cache submodule configured to store the envelope.

[0022] In particular, the waveform generator for quantum computing proposed in this application, wherein the envelope module includes a first adjustment submodule, electrically connected to the instruction processing module and the waveform envelope cache submodule, and configured to adjust the amplitude of the output of the waveform envelope cache submodule based on instructions and data.

[0023] In particular, the present application proposes a waveform generator for quantum computing, wherein the frequency and phase module includes a frame register electrically connected to the instruction processing module, configured to store frequency, phase, timestamp and / or delay data, and output the frequency and phase for forming a waveform based on the contents stored in the instruction and frame registers.

[0024] In particular, the waveform generator for quantum computing proposed in the present application, wherein the frequency and phase module further includes a digital oscillator electrically connected to the frame register, configured to generate an oscillating waveform with an amplitude of one based on the frequency and phase.

[0025] In particular, the waveform generator for quantum computing proposed in this application, wherein the frequency and phase module also includes a second adjustment submodule, which is electrically connected to the instruction processing module and the frame register, and is configured to adjust the output of the frame register based on instructions and data.

[0026] In particular, the waveform generator for quantum computing proposed in the present application, wherein the synthesis module includes one or more multiplication sub-modules configured to multiply the output of the envelope module and the output of the frequency and phase module.

[0027] In particular, the waveform generator for quantum computing proposed in this application, wherein the synthesis module also includes an addition submodule, configured to add the outputs of the multiple multiplication submodules, or the waveform generator also includes a background microwave module electrically connected to the addition submodule, and the addition submodule is configured to add the received background microwave information to the output of the multiplication submodule.

[0028] In particular, the present application proposes a waveform generator for quantum computing, wherein the feedback module includes a digital demodulator and a discrimination and operation submodule electrically connected to each other, the digital demodulator is electrically connected to the output end of the synthesis module, configured to receive the first waveform, and receive the second waveform from the outside, the digital demodulator includes an analog-to-digital converter configured to convert the second waveform, the digital demodulator is also configured to compare the converted result with the first waveform, the discrimination and operation submodule is configured to receive a discrimination critical value from the instruction processing module and based on the critical value and using it to discriminate the comparison result, and feed the discrimination result back to the instruction processing module.

[0029] In particular, the waveform generator for quantum computing proposed in the present application further includes a waveform cache module electrically connected to the synthesis module, configured to cache and output the first waveform.

[0030] In particular, the waveform generator for quantum computing proposed in this application, wherein the waveform envelope shape includes a constant wave, a single Hanning window, an amplitude rectangular window Hanning step, a rising edge, a falling edge and a Hanning window platform, etc.

[0031] The present application also proposes a quantum computing measurement and control waveform generation system, including a host computer and the above-mentioned waveform generator electrically connected to the host computer.

[0032] The method for generating waveforms for quantum computing proposed in this application avoids the problem of uncertain transmission delay between the host computer and the waveform generator. The storage medium proposed in this application stores an instruction set including multiple different types of instructions. The waveform generated based on this instruction set enables complete qubit manipulation. The waveform generator and generation system for quantum computing proposed in this application achieves local real-time output of waveforms, suitable for application scenarios with rapid feedback. BRIEF DESCRIPTION OF THE DRAWINGS

[0033] Figure 1 is a schematic diagram of a quantum computing measurement and control waveform generation system module according to an embodiment of the present application;

[0034] Figures 2 to 26 is a schematic diagram of multiple instruction structures according to multiple embodiments of the present application;

[0035] Figure 27 Schematic diagram of envelope shapes and required parameters according to multiple embodiments of the present application. DETAILED DESCRIPTION

[0036] To make the purpose, technical solutions, and advantages of the embodiments of this application more clear, the technical solutions in the embodiments of this application will be clearly and completely described below in conjunction with the drawings in the embodiments of this application. Obviously, the described embodiments are part of the embodiments of this application, not all of the embodiments. Based on the embodiments in this application, all other embodiments obtained by ordinary technicians in this field without making creative efforts are within the scope of protection of this application.

[0037] In the detailed description that follows, reference may be made to the various drawings that form part of this application and illustrate specific embodiments of the present application. In the drawings, similar reference numerals describe substantially similar components in different figures. Each specific embodiment of the present application is described below in sufficient detail to enable a person of ordinary skill in the art to implement the technical solutions of the present application. It should be understood that other embodiments may be utilized or that structural, logical, or electrical changes may be made to the embodiments of the present application.

[0038] Technologies, methods, and devices known to persons of ordinary skill in the relevant art may not be discussed in detail, but where appropriate, such technologies, methods, and devices should be considered part of the specification. The lines between the elements in the drawings are merely for ease of explanation, indicating that at least the elements at both ends of the line are communicating with each other, and are not intended to limit the unconnected elements from being unable to communicate. Furthermore, the number of lines between two elements is intended to indicate at least the number of signals involved in the communication between the two elements or at least the number of outputs provided, and is not intended to limit the two elements to communicating only with the signals shown in the figure.

[0039] Figure 1 This is a schematic diagram of a quantum computing measurement and control waveform generation system module according to an embodiment of the present application.

[0040] According to one embodiment, a quantum computing measurement and control waveform generation system may include a host computer and a quantum computing measurement and control waveform generator 1 (hereinafter referred to as waveform generator 1), which generates a waveform and sends it to a quantum device. Waveform generator 1 may include one or more channels. Figure 1 Only a quantum computing measurement and control waveform generator with one channel is shown. Without inventive effort, waveform generators with multiple channels still fall within the scope of protection of this application.

[0041] According to one embodiment, the waveform generator 1 may include an instruction processing module 10 electrically connected to a host computer and configured to receive, store, and interpret instructions from the host computer. The host computer can interact with a user. The user, through the host computer, sends various waveform generation requirements and an instruction set to the waveform generator 1. The waveform generator 1 then uses the instructions in the instruction set to generate the waveform required by the user.

[0042] According to one embodiment, the instruction processing module 10 may include a decoder 101. After being decoded by the decoder 101, the instruction in the instruction processing module 10 is sent to other modules.

[0043] According to one embodiment, the waveform generator 1 may further include an envelope module 11 electrically connected to the instruction processing module 10 and configured to generate a waveform envelope.

[0044] According to one embodiment, the envelope module 11 may include an interpolation processing submodule 111 configured to receive instructions and first data from the instruction processing module 10, perform interpolation processing on a waveform with a lower sampling rate, increase the sampling rate, and generate a waveform envelope. The first data includes the information required to generate the waveform envelope. This method can reduce the amount of data transmitted.

[0045] According to one embodiment, the envelope module 11 may further include a waveform envelope generation submodule 112 configured to receive instructions from the instruction processing module 10 and second data, and generate a waveform envelope based on envelope shape, parameters and other information contained in the second data.

[0046] According to one embodiment, the envelope module 11 may further include a waveform envelope cache submodule 113, which is configured to cache the waveform envelope, and which may be configured to output the cached envelope, the output of which may include the real part and the imaginary part, or may include only the real part. According to one embodiment, part of the waveform envelope cached in the waveform envelope cache submodule 113 is reusable and can be applied to a variety of different waveforms. The waveform envelope cache submodule 113 caches the reusable envelope for different waveform generation, thereby improving efficiency. According to one embodiment, the envelope cached in the waveform envelope cache submodule 113 also includes a dedicated envelope. The dedicated envelope is a special envelope that is representative in quantum manipulation and has better quantum manipulation characteristics. The dedicated envelope can be generated in advance and cached by the waveform envelope cache submodule 113.

[0047] According to one embodiment, the instruction processing module 10 may directly send the waveform envelope to the waveform envelope buffer submodule 113 for buffering. According to one embodiment, the instruction processing module 10 may send the waveform envelope via the addressing line 115 .

[0048] According to one embodiment, the envelope module 11 may further include a first adjustment submodule 114 configured to adjust the amplitude of the waveform envelope in the waveform envelope buffer submodule 113. According to one embodiment, the first adjustment submodule 114 may include, for example, a multiplier 1141 and a multiplier 1142, configured to multiply the real part and the imaginary part of the waveform envelope buffered in the waveform envelope buffer submodule 113 by the amplitude received from the instruction processing module 10. According to other embodiments, the first adjustment submodule 114 may also be implemented using other computing units.

[0049] During the waveform envelope generation process, some operations require adjustments to the real and imaginary parts of the waveform envelope. The first adjustment submodule can adjust the real and imaginary parts of the waveform envelope without affecting the waveform envelope cached in the waveform envelope cache submodule 113, providing a flexible adjustment method.

[0050] According to one embodiment, the waveform generator 1 may further include a frequency and phase module 12 , electrically connected to the instruction processing module 10 , and configured to determine the frequency and phase of the waveform.

[0051] According to one embodiment, the frequency and phase module 12 may include a frame register 121 configured to store, for example, four types of data: frequency, phase, timestamp, and delay. The frequency range is 3-14 GHz. During waveform generation, the state of the quantum bit needs to be rotated. The specific axis of rotation is determined by the phase. The specific angle of rotation is controlled by the area of ​​the waveform envelope. The area of ​​the waveform envelope is related to the envelope length and amplitude. The phase is related to the specific operation during the waveform generation process, and the phase value in the frame register 121 needs to be modified according to different waveforms to be output. The timestamp is associated with the phase, and both together affect the phase of the final generated waveform. Due to the inconsistency of the transmission lines connecting the quantum bits in the external quantum device, the time required for waveform transmission is also inconsistent. Therefore, the delay can be adjusted to ensure that the waveforms received by the quantum device are aligned in time. The frame register 121 can also output the real part and the imaginary part.

[0052] In existing arbitrary waveform generators, waveform phase and other information are stored in the host computer's software system, preventing fast interaction between software and hardware. Furthermore, the interaction time is unstable due to network transmission. Frame register 121 can store frequency, phase, and other information within the hardware, overcoming these issues, reducing delays during waveform generation, and achieving stable and accurate phases.

[0053] According to one embodiment, the frequency and phase module 12 may further include a second adjustment submodule 122. According to one embodiment, the second adjustment submodule 122 may include an adder 1221 and an adder 1222, configured to perform an addition operation on the frequency and phase in the frame register 121 and the additional frequency and additional phase in the instruction processing module 10, respectively.

[0054] According to one embodiment, in some cases, it is necessary to modify only the phase of the current waveform within the waveform. This is a temporary modification and will not take effect on the next waveform. Using an existing arbitrary wave generator, it is necessary to first modify the phase, generate a waveform, and then modify the phase, which increases the complexity of the system. The second adjustment submodule 122 in the present application is a flexible control interface that can modify the phase and frequency of the current waveform without affecting the information in the frame register 121. This modification is only effective for the current waveform and does not affect the information in the frame register.

[0055] According to one embodiment, the frequency and phase module 12 may further include a digital oscillator 124 (sin(2πf+φ) and cos(2πf+φ)), configured to generate an oscillating signal with an amplitude of 1 based on the frequency f and phase φ from the frame register or the second adjustment submodule. According to one embodiment, the digital oscillator 124 may include an input terminal t, which may be a system clock signal.

[0056] According to one embodiment, the waveform generator 1 may further include a synthesis module 14 electrically connected to the envelope module 11 and the frequency and phase module 12. The synthesis module 14 may include a multiplication submodule 141. The multiplication submodule 141 may include a multiplier 1411 and a multiplier 1412. According to one embodiment, the multiplier 1411 may multiply the imaginary part of the oscillation signal generated by the digital oscillator 124 by the imaginary part Q of the waveform envelope. According to one embodiment, the multiplier 1412 may multiply the real part of the oscillation signal generated by the digital oscillator 124 by the real part I of the waveform envelope.

[0057] The synthesis module 14 may also include multiple multiplier submodules. The synthesis module 14 including one multiplication submodule 141 described in this embodiment only represents one case.

[0058] According to one embodiment, the synthesis module 14 may further include an addition submodule 142 electrically connected to the multiplier 1411 and the multiplier 1412 , and configured to add the operation results of the multiplier 1411 and the multiplier 1412 to generate a first waveform.

[0059] According to one embodiment, the waveform generator 1 may optionally further include a background microwave module 15, electrically connected to the instruction processing module 10 and the addition submodule 142, and configured to obtain background microwaves from the instruction processing module 10 and transmit the background microwaves to the addition submodule 142. The addition submodule 142 performs an addition operation on the first waveform and the background microwaves to adjust the first waveform.

[0060] According to one embodiment, the waveform generator 1 may further include a waveform buffer module 16 configured to buffer the first waveform and output it to the quantum device. According to one embodiment, the waveform buffer module 16 may include an input terminal t, which may be a system clock signal. The waveform buffer module 16 may wait for the clock signal to be valid before outputting the buffered waveform to the quantum device. In actual operation, additional waveforms are typically generated and buffered in the waveform buffer module 16 to ensure stable, continuous, and reliable waveform output.

[0061] According to one embodiment, the waveform generator 1 may further include a feedback module 13 electrically connected to the instruction processing module 10, the synthesis module 14, and the quantum device. Feedback module 13 can externally sample waveforms in real time, perform comparisons, and provide feedback. This comparison and feedback is performed locally, without requiring a host computer, thereby improving processing speed and efficiency.

[0062] According to one embodiment, the feedback module 13 may include a digital decoder 131 electrically connected to the output of the synthesis module 14. According to one embodiment, the digital decoder 131 may include an analog-to-digital converter 1311 configured to sample the second waveform from an external quantum device and convert it into a digital signal. The digital decoder 131 is configured to receive the first waveform from the output of the synthesis module 14, compare it with the second waveform, and output the comparison result. The first waveform is a digital signal.

[0063] According to one embodiment, the feedback module 13 may further include a discrimination and operation submodule 132. According to one embodiment, the discrimination and operation submodule 132 may include a discrimination information register 1321 configured to store a discrimination threshold. The discrimination and operation submodule 132 is configured to compare the comparison result from the digital decoder 131 with the discrimination threshold, generate a discrimination result, and transmit it to the instruction processing module 10. The discrimination threshold may be provided by the instruction processing module 10.

[0064] In the application scenario of fast feedback, the accuracy of the first waveform used for feedback depends on the feedback delay and the phase information of the current time axis. When generating a waveform, the existing arbitrary wave generator needs to first calculate the phase of each waveform in the host computer. The network delay of the host computer transmission is uncertain, and thus the phase of the first waveform generated cannot be determined. Therefore, the existing arbitrary wave generator is not suitable for the application scenario of fast feedback. The waveform generator 1 of the present application can be implemented by FPGA or ASIC, avoiding the problem of uncertain transmission delay. Among them, the frame register 121 can store information such as frequency and phase to achieve real-time output of the waveform. Therefore, the waveform generator proposed in the present application is suitable for the application scenario of fast feedback.

[0065] According to one embodiment, the instructions of the quantum computing measurement and control waveform generator may include the following categories: envelope setting and adjustment instructions, frequency, phase setting and adjustment instructions, feedback instructions, output waveform buffering instructions, background microwave instructions, feedback-based adjustment instructions and processing module instructions.

[0066] The following describes the instructions in the embodiments of the present application in conjunction with the accompanying drawings. In the following description of the instruction structure, the order of the fields is only one example. Obviously, the instructions in the embodiments of the present application may also be arranged in other orders.

[0067] According to one embodiment, the envelope setting and adjusting instruction may include an envelope writing instruction, the structure of which is as follows: Figure 2 As shown in the figure, the envelope write instruction indicates that the waveform envelope in the instruction processing module 10 is written to the waveform envelope buffer submodule 113. Fields 201 and 202 are used to identify the instruction as an envelope write instruction. Field 203 includes any fields. Field 204 includes a starting address, indicating that writing begins at a certain address in the waveform envelope buffer submodule 113. Field 205 includes the length of the written envelope.

[0068] According to one embodiment, the envelope setting and adjustment instruction may further include a first play instruction, the structure of which is as follows: Figure 3As shown. The first play instruction represents sending the waveform envelope in the instruction processing module 10 to the waveform envelope buffer submodule 113 for buffering after interpolation processing by the interpolation processing submodule 111, or directly sending the waveform envelope in the instruction processing module 10 to the waveform envelope buffer submodule 113 for buffering, and multiplying it by the amplitude. The additional frequency and additional phase are then sent to the second adjustment submodule 122 for computational processing with the frequency and phase data in the frame register 121. This computational processing temporarily modifies the frequency and phase of the current waveform. This temporary modification does not affect the information in the frame register or take effect on the next waveform, providing a flexible adjustment method. Fields 301 and 302 in the first play instruction identify the instruction as the first play instruction. Field 303 includes a frame identifier, indicating that information is being retrieved from a specific frame in the frame register 121. Field 304 includes the envelope starting address, and field 305 includes the envelope length. Field 306 includes the multiplied amplitude. Field 307 includes the additional frequency, and field 308 includes the additional phase.

[0069] According to one embodiment, the envelope setting and adjustment instruction may further include a second play instruction, the structure of which is as follows: Figure 4 As shown. The second play instruction sends waveform parameters and other information to the waveform envelope generation submodule 112. After the waveform is generated, it is sent to the waveform envelope buffering submodule 113 for caching and multiplication by the amplitude. The additional frequency and additional phase are then sent to the second adjustment submodule 122 for computational processing with the frequency and phase data in the frame register. This computational processing temporarily modifies the frequency and phase of the current waveform. This temporary modification does not affect the information in the frame register or the next waveform, providing a flexible adjustment method. Fields 401 and 402 in the second play instruction identify the instruction as the second play instruction. Field 403 includes a frame identifier, indicating that information is retrieved from a specific frame in the frame register 121. Field 404 includes a trigger type, indicating that the generated waveform will be output to the quantum device after a specific signal is valid. The specific signal may include a system clock signal or an external signal. Field 405 includes a time interval, indicating that after the specific signal is valid, a period of time will be waited before the generated waveform is output to the quantum device. Field 406 includes the envelope length. Field 407 includes a real envelope shape identification code. Field 408 contains the desired parameter for the real part. Field 409 contains the magnitude by which the real part is multiplied. Field 410 contains the additional frequency, and field 411 contains the additional phase.

[0070] According to one embodiment, most waveforms are used for single-qubit rotation operations. Single-qubit rotation operations are generally referred to as single-qubit gates, also referred to as R. R includes the parameters theta and phi. A calibrated single waveform is generally referred to as a π / 2-pulse. The additional phase adjusts phi. The additional frequency first-order corrects the AC Stark effect caused by multiple energy levels in the superconducting qubit (transmon), causing the waveform's frequency to differ from the transmon's inherent frequency. In this case, changing the frequency does not cause a change in the phase, and adjustments can be made to ensure that both the frequency and phase of the generated waveform meet the requirements. Therefore, the design of both additional frequency and additional phase is necessary. Without additional frequency and additional phase, the following operations are required in the instruction structure: modify the frequency in the frame register, modify the phase in the frame register, play a waveform, modify the frequency in the frame register to the original value, and modify the phase in the frame register to the original value. With additional frequency and additional phase, frequency and phase can be adjusted simply by playing the instruction.

[0071] According to one embodiment, the envelope setting and adjustment instruction may further include a third play instruction, the structure of which is as follows: Figure 5 As shown. The third play instruction has the same meaning as the second play instruction. Fields 501 and 502 in the third play instruction are used to identify the instruction as the third play instruction. The third play instruction adds the relevant information required by the waveform envelope generation submodule 112 to generate the waveform based on the second play instruction, including the imaginary part envelope shape identification code, the required parameters of the imaginary part, and the amplitude by which the imaginary part is multiplied.

[0072] According to one embodiment, the first, second, and third play instructions are physically specific expressions. These three instructions contain all the information required for a single unit of quantum manipulation and correspond to a quantum gate in a quantum circuit. The phase indicates the specific axis of rotation in the quantum manipulation, while the envelope area indicates the angle of rotation, which is related to the envelope length and amplitude.

[0073] According to one embodiment, the frequency and phase setting and adjustment instructions may include a first play instruction, a second play instruction, and a third play instruction. The first play instruction, the second play instruction, and the third play instruction involve both the setting and adjustment of the waveform envelope and the setting and adjustment of the frequency and phase.

[0074] According to one embodiment, the frequency, phase setting and adjustment instructions may also include a frame register setting instruction, the structure of which is as follows: Figure 6As shown in FIG. A frame register set instruction represents an operation for setting the data stored in a frame in frame register 121. Fields 601 and 602 are used to identify the instruction as a frame register set instruction. Field 603 includes a frame identifier, indicating the frame to be set and the type of data to be set. Field 604 includes data, which may include one of frequency, phase, timestamp, or delay.

[0075] According to one embodiment, the frequency, phase setting and adjustment instructions may also include a frame register accumulation instruction, the structure of which is as follows: Figure 7 As shown. The frame register accumulation instruction represents an accumulation operation on the data stored in a frame in frame register 121. Fields 701 and 702 are used to identify the instruction as a frame register accumulation instruction. Field 703 includes a frame identifier, indicating the frame to be accumulated and the type of data to be accumulated. Field 704 includes data, which may include one of frequency, phase, timestamp, or delay.

[0076] According to one embodiment, the frequency, phase setting and adjustment instructions may also include a clear specific frame instruction, the structure of which is as follows: Figure 8 The clear specific frame instruction represents a clear operation for a frame in the frame register 121. Fields 801 and 802 are used to identify the instruction as a clear specific frame instruction. Field 803 includes a frame identifier, indicating the frame to be cleared.

[0077] According to one embodiment, the frequency, phase setting and adjustment instructions may also include a clear all frames instruction, the structure of which is as follows: Figure 9 The clear all frames instruction represents clearing the data stored in all frames in the frame register 121. Field 901 and field 902 are used to identify the instruction as the clear all frames instruction.

[0078] According to one embodiment, the frequency, phase setting and adjustment instructions may also include a phase change instruction, the structure of which is as follows: Figure 10 As shown. The change phase instruction represents changing the phase stored in a frame in the frame register 121 to a specific value. The change phase instruction is a command interface reserved in advance to adapt to different quantum gate structures for phase calculation in different gate structures. Among them, field 1001 and field 1002 are used to identify the instruction as a change phase instruction. Field 1003 includes a frame identifier, indicating the frame to be changed. Field 1004 includes a target value, indicating the target value of the phase to be changed, that is, the target data.

[0079] According to one embodiment, adjusting the data in the frame register using frame register set and frame register accumulation instructions must meet pre-defined rules, such as the qubit reference frame consistency rule, which states: waveform phase = 2π × frame register frequency × time + frame register phase. Time represents the number of sampling points the system's time counter has run. Modifying the phase using a phase change instruction does not need to meet these rules.

[0080] According to one embodiment, the feedback instruction may include a judgment information setting instruction, the structure of which is as follows: Figure 11 As shown. The discrimination information setting instruction represents writing the discrimination threshold value into a register in the discrimination information register 1321. Fields 1101 and 1102 are used to identify the instruction as a discrimination information register setting instruction. Field 1103 includes a register identifier, indicating the target register address to which the discrimination threshold value is to be written. Field 1104 includes the discrimination threshold value to be written.

[0081] According to one embodiment, the feedback instruction may also include a judgment information accumulation instruction, the structure of which is as follows: Figure 12 As shown. The discrimination information accumulation instruction represents an accumulation operation on the discrimination threshold value stored in a register in the discrimination information register 1321. Fields 1201 and 1202 are used to identify the instruction as a discrimination information register accumulation instruction. Field 1203 includes a register identifier, indicating the register address to be accumulated. Field 1204 is the accumulated value.

[0082] According to one embodiment, the feedback instruction may also include a start sampling instruction, the structure of which is as follows: Figure 13 As shown. The start sampling instruction controls the analog-to-digital converter 1311 to sample the second waveform from the external quantum device, obtain the first waveform, and compare the first waveform with the second waveform. Fields 1301 and 1302 are used to identify the instruction as a start sampling instruction. Field 1303 includes a channel identifier, indicating the channel on which the instruction is executed. Field 1304 includes the length of the obtained first waveform. Field 1305 includes the length of the sampled second waveform.

[0083] According to one embodiment, the feedback instruction may also include a setting sampling rate instruction, the structure of which is as follows: Figure 14 As shown. The set sampling rate instruction represents setting the sampling rate of the second waveform sampled by analog-to-digital converter 1311. Fields 1401 and 1402 are used to identify the instruction as a set sampling rate instruction. Field 1403 includes a channel identifier, indicating the channel on which the instruction is executed. Field 1404 includes a sampling rate, indicating the target sampling rate to be set.

[0084] According to one embodiment, the feedback instruction may also include a setting sampling mode instruction, the structure of which is as follows: Figure 15 As shown. The Set Sampling Mode instruction represents setting the sampling mode for analog-to-digital converter 1311 to sample the second waveform. Fields 1501 and 1502 are used to identify the instruction as a Set Sampling Mode instruction. Field 1503 includes a channel identifier, indicating the channel on which the instruction is executed. Field 1504 includes a Sampling Mode, indicating the target mode information to be set. Sampling modes can include NRZ, RZ, and MIX.

[0085] According to one embodiment, the output waveform buffer instruction may include a wait for a specific signal instruction, the structure of which is as follows: Figure 16 As shown. The wait-for-specific-signal instruction enables the waveform buffer module 16, controlling the waveform buffer module 16 to wait for a specific signal. Fields 1601 and 1602 are used to identify the instruction as a wait-for-specific-signal instruction. Field 1603 includes a channel identifier, indicating the channel on which the instruction is executed.

[0086] According to one embodiment, the output waveform buffer instruction may also include an unconditional delay instruction, the structure of which is as follows: Figure 17 As shown. The unconditional delay instruction represents a delay operation on the waveform cached in the waveform cache module 16. Fields 1701 and 1702 are used to identify the instruction as an unconditional delay instruction. Field 1703 includes a channel identifier, indicating the channel that executes the instruction. Field 1704 includes the delay time length.

[0087] According to one embodiment, the background microwave instruction may include a background microwave activation instruction, the structure of which is as follows: Figure 18 As shown. The background microwave activation instruction is used to control the background microwave module 15 to start activating the background microwave. Fields 1801 and 1802 are used to identify the instruction as a background microwave activation instruction. Field 1803 includes a channel identifier, indicating the channel on which the instruction is executed. A fourth field 1804 includes background microwave parameter information.

[0088] According to one embodiment, the background microwave instruction may also include a background microwave setting instruction, the structure of which is as follows: Figure 19 As shown. The background microwave setting instruction represents setting the parameters of the background microwave in the background microwave module 15. Fields 1901 and 1902 are used to identify the instruction as a background microwave setting instruction. Field 1903 includes a channel identifier, indicating the channel on which the instruction is executed. Field 1904 includes the start time. Field 1905 includes the total length of the background microwave. Field 1906 includes the length of a single waveform envelope. Field 1907 includes the amplitude, field 1908 includes the frequency, and field 1909 includes the phase.

[0089] According to one embodiment, the feedback-based adjustment instruction may include an unconditional jump instruction, the structure of which is as follows: Figure 20As shown, fields 2001 and 2002 are used to identify the instruction as an unconditional jump instruction. An unconditional jump instruction is a standard CPU instruction.

[0090] According to one embodiment, the feedback-based adjustment instruction may also include a conditional jump instruction, the structure of which is as follows: Figure 21 As shown. Among them, field 2101 and field 2102 are used to identify the instruction as a conditional jump instruction. The conditional jump instruction is a standard CPU instruction. The conditional jump instruction can be used to control the discrimination and operation submodule 132 and feed the discrimination result back to the instruction processing module 10.

[0091] According to one embodiment, the processing module instruction may include a start write instruction, the structure of which is as follows: Figure 22 The start write instruction represents the start of writing the other six types of instructions into the instruction processing module 10. The fields 2201 and 2202 of the start write instruction are used to identify the instruction as a start write instruction.

[0092] According to one embodiment, the processing module instruction may further include a non-loop end instruction, the structure of which is as follows: Figure 23 The non-loop type end instruction indicates that the operation of writing the instruction into the instruction processing module is completed without looping. The fields 2301 and 2302 of the non-loop type end instruction are used to identify the instruction as a non-loop type end instruction.

[0093] According to one embodiment, the processing module instruction may further include a loop type end instruction, the structure of which is as follows: Figure 24 As shown. A loop-type end instruction indicates that instruction writing has ended and the instructions for a specific channel are looped. Fields 2401 and 2402 are used to identify the instruction as a loop-type end instruction. Field 2403 includes a channel identifier, indicating the specific channel to be looped. Field 2404 includes the number of loops.

[0094] According to one embodiment, the processing module instruction may also include a cache clearing instruction, the structure of which is as follows: Figure 25 As shown. The clear cache instruction represents an instruction to clear a specific channel. Among them, fields 2501 and 2502 are used to identify the instruction as a clear cache instruction. Field 2503 includes a channel identifier, indicating the specific channel to be cleared.

[0095] According to one embodiment, the processing module instruction may also include a shutdown instruction, the structure of which is as follows: Figure 26 As shown, fields 2601 and 2602 are used to identify the instruction as a halt instruction. A halt instruction is a standard CPU instruction.

[0096] According to one embodiment, field 407 in the second play instruction, field 507 and field 510 in the third play instruction are envelope shapes. Field 408 in the second play instruction, field 508 and field 511 in the third play instruction are required parameters. The codes and required parameters corresponding to different envelope shapes are as follows: Figure 27 shown.

[0097] According to one embodiment, the envelope shape may include a constant wave, the corresponding operation of which is to generate an envelope of a constant 0.

[0098] According to one embodiment, the envelope shape may include a single Hanning window, and the corresponding operation is to generate the envelope as a single Hanning window.

[0099] According to one embodiment, the envelope shape may include a unit-amplitude rectangular window, and the corresponding operation is to generate an envelope as a rectangular window with an amplitude of 1.

[0100] According to one embodiment, the envelope shape may include other amplitude rectangular windows, the envelope includes parameter A, and the corresponding operation is to generate the envelope as a rectangular window with amplitude A.

[0101] According to one embodiment, the envelope shape may include Hanning steps, the envelope includes parameters A1 and A2, and the corresponding operation is to generate the envelope as Hanning steps with an amplitude from A1 to A2.

[0102] According to one embodiment, the envelope shape may include a rising edge, and the corresponding operation is to generate the envelope as a single Hanning window rising edge.

[0103] According to one embodiment, the envelope shape may include a falling edge, and the corresponding operation is to generate the envelope as a single Hanning window falling edge.

[0104] According to one embodiment, the envelope shape may include a Hanning window platform. The envelope includes parameters L and E, and the corresponding operation generates the envelope as a Hanning window platform. The Hanning window platform consists of three parts: a rising edge, a falling edge, and a platform. The total length of the Hanning window platform is L, of which the lengths of the rising and falling edges are E. The length of the platform is L-2E.

[0105] According to one embodiment, based on the above-mentioned waveform generator and instructions, a method for locally generating a waveform for quantum computing can be implemented.

[0106] According to one embodiment, the waveform generation method includes receiving first data from a host computer and performing interpolation processing via an interpolation processing submodule 111, or generating a waveform envelope based on second data from the host computer via a waveform envelope generation submodule 112, and storing the waveform envelope in a waveform envelope buffer submodule 113. Alternatively, the instruction processing module 10 transmits the waveform envelope to the waveform envelope buffer submodule 113 via an addressing line 115 for storage. Amplitude information is then received from the host computer and multiplied by the stored waveform envelope.

[0107] According to one embodiment, the waveform generation method further includes setting and adjusting the phase and frequency of the waveform in the frame register 121 according to a preset rule.

[0108] According to one embodiment, the waveform generation method further includes, by the second adjustment submodule 122 , performing a one-time adjustment on the phase or frequency for synthesizing the output waveform without changing the phase or frequency stored in the frame register 121 .

[0109] According to one embodiment, the waveform generation method further includes: the synthesis module 14 synthesizing the waveform envelope, frequency and phase to generate the first waveform.

[0110] According to one embodiment, the waveform generation method further includes the digital decoder 131 sampling the second waveform of the external quantum device.

[0111] According to one embodiment, the waveform generation method further includes the digital decoder 131 comparing the first waveform or its variant with the sampled second waveform or its variant, and sending the comparison result to the discrimination and operation submodule 132. The discrimination and operation submodule 132 compares the comparison result with a discrimination threshold, generates a discrimination result, and locally makes a decision to adjust the output waveform.

[0112] According to one embodiment, the waveform generating method further includes introducing background microwaves through the background microwave module 15 to adjust the first waveform.

[0113] According to one embodiment, the instructions may be stored in a storage medium. When the instructions in the storage medium are executed, the waveform generation method is performed.

[0114] The solution proposed in this application avoids the problem of uncertain transmission delays between the host computer and the waveform generator. By storing information such as frequency and phase in a frame register and using an envelope buffer submodule to locally store the envelope, local real-time waveform output is achieved. The envelope buffered in the envelope buffer submodule is reusable and can be used for different waveform generation, improving compatibility and simplifying the product structure. The solution in this application includes a local feedback path that compares the externally sampled waveform with the generated waveform and promptly feeds the comparison results back to the local processing module without the involvement of the host computer. This allows waveform adjustment strategies to be obtained, improving the speed of waveform generation and adjustment, as well as the accuracy of waveform generation. Therefore, the quantum computing measurement and control waveform generator proposed in this application is suitable for applications requiring fast feedback. This application also proposes a storage medium that stores an instruction set including multiple different types of instructions. The waveforms generated based on this instruction set can perform complete quantum bit manipulation, including single-bit rotation operations, quantum bit energy level manipulation, two-bit gate operations, and quantum bit reading, determination, and feedback operations.

[0115] The above embodiments are only used to illustrate the present application and are not intended to limit the present application. Ordinary technicians in the relevant technical field can make various changes and modifications without departing from the scope of the present application. Therefore, all equivalent technical solutions should also fall within the scope disclosed in the present application.

Claims

1. A method for generating a waveform for quantum computing, characterized in that include Storing the received waveform envelope or generating the waveform envelope locally and storing it; Receive amplitude information from the host computer, multiply it with the stored envelope, and obtain the waveform envelope with amplitude information; Store and set the phase and frequency of the waveform; Making additional adjustments to phase or frequency without changing the stored phase or frequency; synthesizing the waveform envelope with amplitude information, additionally adjusted frequency and phase to generate an output waveform; sampling waveforms from external quantum devices; The output waveform or its variation is compared with the sampled waveform or its variation, the comparison result is compared with a discrimination threshold, and a decision to adjust the output waveform is made locally.

2. The method according to claim 1, characterized in that Generate waveform envelopes locally including: The first data is received from the host computer, and a waveform envelope is generated after interpolation processing for storage; or the second data is received from the host computer and a waveform envelope is generated locally based on the second data.

3. The method according to claim 1, characterized in that Background microwaves are introduced to adjust the output waveform.

4. The method according to claim 1, wherein The method further includes providing the output waveform to an external party while waiting for a specific signal to be valid or after a preset time length after waiting for a specific signal to be valid.

5. A device for generating a waveform for quantum computing, characterized in that The method is configured to execute the method according to any one of claims 1 to 4.

6. A storage medium, characterized in that A processor-readable instruction set is stored thereon, and when the instructions in the instruction set are executed, the method according to any one of claims 1 to 4 is executed.

7. The storage medium according to claim 6, wherein: The instruction set includes an instruction for executing and storing the received waveform envelope, and the instruction includes at least an envelope starting address and an envelope length.

8. The storage medium according to claim 6, wherein: The instruction set includes instructions for executing setting of the phase and frequency of a waveform, and the instructions include at least a frame identifier and corresponding data, wherein the data includes frequency, phase, time stamp or delay.

9. The storage medium according to claim 6, wherein: The instruction set includes one or more instructions for executing a sampling operation on a waveform from an external quantum device, wherein the instruction includes a channel identifier, a sampling frequency, a length of a waveform to be sampled, and / or sampling mode information.

10. The storage medium according to claim 6, wherein: The instruction set includes a first playback instruction for obtaining an output waveform, wherein the first playback instruction includes a frame identifier, an envelope starting address, an envelope length, an amplitude, an additional phase, and an additional frequency, wherein the additional phase and additional frequency are used to make additional adjustments to the phase or frequency corresponding to the frame identifier without changing the stored phase or frequency.

11. The storage medium according to claim 6, wherein: The instruction set includes a second playback instruction for obtaining an output waveform, the second playback instruction includes a frame identifier, an envelope length, an additional phase, and an additional frequency, wherein the additional phase and additional frequency are used to make additional adjustments to the phase or frequency corresponding to the frame identifier without changing the stored phase or frequency, and the second playback instruction also includes a real part envelope shape identification code, real part required parameters, and real part amplitude.

12. The storage medium according to claim 6, wherein: The instruction set includes a third playback instruction for obtaining an output waveform, the third playback instruction includes a frame identifier, an envelope length, an additional phase, and an additional frequency, wherein the additional phase and additional frequency are used to make additional adjustments to the phase or frequency corresponding to the frame identifier without changing the stored phase or frequency, and the third playback instruction also includes a real part envelope shape identification code, real part required parameters, real part amplitude, imaginary part envelope shape identification code, imaginary part required parameters, and imaginary part amplitude.

13. The storage medium according to claim 11 or 12, characterized in that The second play instruction or the third play instruction includes a trigger type representing a specific signal and a time interval representing a preset time length.

14. A device for generating a waveform for quantum computing, characterized in that: It is electrically connected between a host computer and a quantum device, and is configured to execute instructions in an instruction set stored in a storage medium according to any one of claims 6 to 13.

15. A waveform generator for quantum computing, characterized in that: include: an instruction processing module configured to receive, parse and store instructions; An envelope module, electrically connected to the instruction processing module, configured to store the received waveform envelope or generate and store the waveform envelope locally according to the instruction; a frequency and phase module, electrically connected to the instruction processing module, configured to set, adjust, and store the frequency and phase of the waveform according to the instruction; the frequency and phase module includes a second adjustment submodule, configured to make additional adjustments to the phase or frequency without changing the stored phase or frequency; a synthesis module electrically connected between the envelope module and the frequency and phase module and configured to integrate outputs of the two modules to generate a first waveform; as well as, A feedback module is electrically connected to the instruction processing module and the synthesis module, configured to sample a second waveform from an external quantum device and receive a first waveform from the synthesis module, and configured to compare the first waveform or a variation thereof with the second waveform or a variation thereof, and provide feedback to the instruction processing module based on the comparison result; wherein the instruction processing module is configured to select a corresponding instruction based on the feedback and execute the instruction by a corresponding module among the above modules.

16. The waveform generator according to claim 15, wherein: The envelope module further includes an interpolation processing submodule electrically connected to the instruction processing module and configured to adjust the sampling rate of the waveform based on the instruction and data and generate the waveform envelope.

17. The waveform generator according to claim 15, characterized in that The envelope module further includes a waveform envelope generating submodule electrically connected to the instruction processing module and configured to generate a waveform envelope based on data and instructions.

18. The waveform generator according to any one of claims 15 to 17, wherein: The envelope module includes a waveform envelope buffer submodule configured to store the envelope.

19. The waveform generator according to claim 18, wherein The envelope module includes a first adjustment submodule electrically connected to the instruction processing module and the waveform envelope buffer submodule, and configured to adjust the amplitude of the output of the waveform envelope buffer submodule based on instructions and data.

20. The waveform generator according to claim 15, wherein The frequency and phase module includes a frame register electrically connected to the instruction processing module, configured to store frequency, phase, timestamp and / or delay data, and output frequency and phase for forming a waveform based on the contents stored in the instruction and frame register.

21. The waveform generator according to claim 20, wherein: The frequency and phase module further includes a digital oscillator electrically connected to the frame register and configured to generate an oscillating waveform with an amplitude of unity based on the frequency and phase.

22. The waveform generator according to claim 21, wherein: The synthesis module includes one or more multiplication submodules configured to multiply the output of the envelope module and the output of the frequency and phase module.

23. The waveform generator according to claim 22, wherein: The synthesis module also includes an addition submodule configured to add the outputs of the multiple multiplication submodules, or the waveform generator also includes a background microwave module electrically connected to the addition submodule, and the addition submodule is configured to add the received background microwave information to the output of the multiplication submodule.

24. The waveform generator according to claim 15, characterized in that The feedback module includes a digital demodulator and a discrimination and operation submodule electrically connected to each other, the digital demodulator is electrically connected to the output end of the synthesis module, configured to receive the first waveform, and sample the second waveform from the outside, the digital demodulator includes an analog-to-digital converter configured to convert the second waveform, the digital demodulator is further configured to compare the converted result with the first waveform, the discrimination and operation submodule is configured to receive a discrimination critical value from the instruction processing module, discriminate the comparison result based on the critical value and use it, and feed the discrimination result back to the instruction processing module.

25. The waveform generator according to claim 15, wherein It also includes a waveform buffer module electrically connected to the synthesis module, configured to buffer and output the first waveform.

26. The waveform generator according to claim 15, wherein: The waveform envelope includes a constant wave, a single Hanning window, an amplitude rectangular window, a Hanning step, a rising edge, a falling edge and a Hanning window platform.

27. A quantum computing measurement and control waveform generation system, characterized in that: The device comprises a host computer and a waveform generator as described in any one of claims 15 to 26 electrically connected thereto.

Images