Tracking file generation method based on configuration file, electronic equipment and medium

Abstract

The invention relates to the technical field of chips, in particular to a trace file generation method based on a configuration file, electronic equipment and a medium, and the method comprises the following steps: S1, obtaining a configuration file {F1, F2,..., Fn,..., FN} corresponding to a chip, Fn = {An, Bn, F1n, F2n,..., Fin,..., Fg (n) n}; s2, generating an interface Cn corresponding to the An based on {F1n, F2n,..., Fin,..., Fg (n) n}, establishing connection between the Cn and each Fin in a chip composition module corresponding to the An, and setting Bn in the Cn; and S3, simulation is carried out based on the chip, and when Bn is satisfied, tracking information of each corresponding Fin is obtained through Cn, and a corresponding tracking file is generated. According to the invention, the information corresponding to the internal signal of the chip can be acquired to track and position the design problem point of the chip.

Description

Technical Field

[0001] This invention relates to the field of chip technology, and more particularly to a method for generating trace files based on configuration files, an electronic device, and a medium. Background Technology

[0002] Chips are typically multi-layered and massive in scale, making chip design and verification crucial stages in the R&D process. During chip verification, it's essential to track and locate design flaws for timely correction. Current methods only allow obtaining information from the chip's interface to generate trace files, failing to capture the information corresponding to internal chip signals. However, in some applications, design flaws may be related to internal chip signals, necessitating the acquisition of this signal information for tracing. Therefore, determining how to obtain information corresponding to internal chip signals to track and locate design flaws has become a pressing technical challenge. Summary of the Invention

[0003] The purpose of this invention is to provide a method for generating tracking files based on configuration files, an electronic device, and a medium that can acquire information corresponding to signals inside a chip to track and locate chip design problems.

[0004] According to a first aspect of the present invention, a method for generating tracking files based on configuration files is provided, comprising: Step S1: Obtain the configuration file {F1,F2,...,F} corresponding to the chip. n ,...,F N}, F n This refers to the nth group of configuration information in the configuration file, where n ranges from 1 to N, and N is the number of configuration information items. n ={A n B n F1 n F2 n ,...,F i n ,...,F g(n) n}, A n For F n The corresponding chip component module identifier, B n For F n The corresponding trigger condition, F i n For F n The corresponding i-th signal to be tracked, where i ranges from 1 to g(n), and g(n) is F n The corresponding number of signals to be tracked, g(n)≥1, F n At least one F i n These are signals inside the chip; Step S2, based on {F1 n F2 n ,...,F i n ,...,F g(n) n Generate an A n Corresponding interface C n and in A n C is built in the corresponding chip component module n and each F i n The connection, in C n Setting B in the middle n ; Step S3: Perform simulation based on the chip, when B is satisfied. n At that time, through C n Get each corresponding F i n The tracking information is used to generate the corresponding tracking file.

[0005] According to a second aspect of the present invention, an electronic device is provided, comprising: at least one processor; and a memory communicatively connected to the at least one processor; wherein the memory stores instructions executable by the at least one processor, the instructions being configured to perform the method described in the first aspect of the present invention.

[0006] According to a third aspect of the present invention, a computer-readable storage medium is provided, storing computer-executable instructions for performing the method described in the first aspect of the present invention.

[0007] Compared with existing technologies, this invention has significant advantages and beneficial effects. Through the above technical solution, the present invention provides a configuration file-based tracking file generation method, electronic device, and medium that achieve considerable technological advancement and practicality, and has broad industrial application value. It has at least the following beneficial effects: This invention establishes a configuration file containing at least one signal that is internal to the chip. The configuration files group signal information and corresponding trigger conditions, generate corresponding interfaces based on the configuration file, and establish connections between these interfaces and the signals in the configuration file. Then, based on the trigger conditions, the interface retrieves the tracking information corresponding to each signal in the configuration file. This invention enables the acquisition of information corresponding to internal signals of the chip, achieving the tracking of these signals. By using the tracking file to refine the chip design, it improves the efficiency of chip design and verification. Attached Figure Description

[0008] To more clearly illustrate the technical solutions in the embodiments of the present invention, the accompanying drawings used in the description of the embodiments will be briefly introduced below. Obviously, the accompanying drawings described below are only some embodiments of the present invention. For those skilled in the art, other drawings can be obtained based on these drawings without creative effort.

[0009] Figure 1 A flowchart illustrating a configuration file-based tracking file generation method provided in an embodiment of the present invention. Detailed Implementation

[0010] The technical solutions of the embodiments of the present invention will be clearly and completely described below with reference to the accompanying drawings. Obviously, the described embodiments are only some embodiments of the present invention, and not all embodiments. Based on the embodiments of the present invention, all other embodiments obtained by those skilled in the art without creative effort are within the scope of protection of the present invention.

[0011] This invention provides a method for generating tracking files based on configuration files, such as... Figure 1 As shown, it includes: Step S1: Obtain the configuration file {F1,F2,...,F} corresponding to the chip. n ,...,F N}, F n This refers to the nth group of configuration information in the configuration file, where n ranges from 1 to N, and N is the number of configuration information items. n ={A n B n F1 n F2 n ,...,F i n ,...,F g(n) n}, A n For F n The corresponding chip component module identifier, B n For F n The corresponding trigger condition, F i n For F n The corresponding i-th signal to be tracked, where i ranges from 1 to g(n), and g(n) is F n The corresponding number of signals to be tracked, g(n)≥1, F n At least one F i n These are signals inside the chip.

[0012] It should be noted that F n F in in These can be internal chip signals, which refer to signals located within the chip's constituent modules and cannot be directly detected through the chip's input or output interfaces. n F in i n It can be an internal chip signal or a non-internal chip signal. Non-internal chip signals are those that can be directly detected through the chip's input and output interfaces. Preferably, F... n F in i n All signals are internal to the chip, or a combination of internal chip signals and non-internal signals related to tracking internal chip signals. The chip is composed of multiple chip modules arranged in a hierarchical structure, interconnected through the chip's input and output interfaces. The configuration file can be in formats such as JSON, YAML, or XML.

[0013] Step S2, based on {F1 n F2 n ,...,F i n ,...,F g(n) n Generate an A n Corresponding interface C n and in A n C is built in the corresponding chip component module n and each F i n The connection, in C n Setting B in the middle n .

[0014] It should be noted that, based on each set of configuration information, a corresponding interface is generated for the corresponding chip module, and the tracking information of the internal signals of the chip is subsequently obtained through this interface.

[0015] Step S3: Perform simulation based on the chip, when B is satisfied. n At that time, through C n Get each corresponding F i n The tracking information is used to generate the corresponding tracking file.

[0016] It should be noted that during the simulation based on the chip, each signal will generate a corresponding signal value at different cycles, when B is satisfied. n When, trigger the acquisition of the corresponding F i n Tracking information, when B is not satisfied n At that time, it is not necessary to obtain the corresponding F. i nThe tracking information. The method described in this embodiment of the invention can achieve signal tracking for signals inside any chip.

[0017] As one example, F i n ={F1 in F2 in F3 in}, F1 in For F i n In A n The corresponding hierarchical information in the chip's constituent modules, F2 in For F i n The corresponding signal name, F i n The corresponding signal is the signal to be tracked, F3 in For F i n The corresponding signal width. In F i n Corresponding A n Let G be a module. Module G has sub-modules including R, and R has sub-modules including T and P. Module T needs to track the internal chip signals including signal t1, where signal t1 has a signal width of w. t1 If the hierarchical information corresponding to signal t1 in module G is GRT, then the signal information to be tracked corresponding to signal t1 is {GRT, t1, w}. t1 The internal chip signals that need to be tracked in module R include signal r1, and the signal width corresponding to signal r1 is w. r1 If the hierarchical information corresponding to signal r1 in module G is GR, then the signal information to be tracked corresponding to signal r1 is {GR, r1, w}. r1 The internal signals that module G needs to track include signal g1, and the signal width corresponding to signal g1 is w. g1 If the hierarchical information corresponding to signal g1 in module G is G, then the signal information to be tracked corresponding to signal g1 is {G, g1, w}. g1 The internal signals of the chip that need to be tracked in module P include signal p1 and signal p2. The signal width corresponding to signal p1 is w. p1 The signal width corresponding to signal p2 is w p2 The hierarchical information corresponding to signal p1 in module G is GRP, the hierarchical information corresponding to signal p2 in module G is GRP, and the signal information to be tracked corresponding to signal p1 is {GRP, p1, w}. p1 The signal information to be tracked corresponding to signal p2 is {GRP, p2, w}. p2}

[0018] As one embodiment, F1, F2, ..., F n ,...,F N Set in a configuration file, or for each F n Set up a separate configuration file, or A n The same F n This is set in a configuration file. It's worth noting that configuration files can be used to set settings across different levels; if it's already set to A... n By setting a set of configuration information, you can then configure A. n Set another set or more sets of configuration information, but not for A. n Configure the submodules and grandchild modules. Still using F... i n Corresponding A n Taking module G as an example, module R is a submodule of module G, and module T and P are submodules of module R. If a corresponding configuration file has already been set for module G, it already covers the configuration information of module G and its sub-modules. Therefore, it is not necessary to set configuration information for modules R, T and P.

[0019] As one example, B n For one or more signals, the signal values ​​must meet preset conditions. These preset conditions include the signal value being equal to a preset value and the multiple signal values ​​conforming to a preset logical relationship. B n It may correspond to one signal, or it may correspond to multiple signals, B n The corresponding signal can be F n The corresponding internal signal of the chip may not be F. n The corresponding internal signal of the chip can also be F. n The corresponding internal signals of the chip and not F n The combination of the corresponding internal signals of the chip can be flexibly configured according to specific tracking requirements. For example, B n Corresponding to a signal b1, B n Set signal b1 to equal 0. For example, B n For two signals b1 and b2, B n Set the values ​​of b1 and b2 to be the same, or, B n The values ​​of b1 and b2 are set to be opposite, or the values ​​of b1 and b2 are equal to a preset value after being processed by a preset logic. The preset logic can be AND, OR, NOT, or a combination of AND, OR, and NOT. Determine if B is satisfied. n This can be achieved using an if else statement.

[0020] As one embodiment, step S2 includes: Step S21, based on {F1 nF2 n ,...,F i n ,...,F g(n) n Each F in} i n Corresponding F1 in F2 in F3 in Generate an A n Corresponding interface C n C n Generated based on a hardware description language.

[0021] Specifically, the hardware description language can be Verilog, VHDL, SystemVerilog, etc.

[0022] Step S22, C n Bind to A using the bind method n On the corresponding chip component module, based on F1 i Establish C n With F2 in The connection between them, C n With F2 in The width of the connecting line between them is F3 in .

[0023] In hardware description languages, `bind` is used to bind a new module or interface to an existing design module instance without modifying the original module code. (Based on F1) i Establish C n With F2 in The connection between them, and in A n The corresponding chip module uses the bind method to bind A. n Corresponding interface C n This allows subsequent implementations to be based on C. n To obtain each F i n The corresponding tracking information.

[0024] Step S23, in C n Setting B in the middle n .

[0025] It should be noted that each signal has different values ​​in different periods. During signal tracking, it is not necessary to acquire the value of every signal to be tracked in every period. Acquisition is usually only required when certain conditions are met. To avoid collecting a large amount of useless data and to achieve targeted acquisition, in C... n Setting B in the middle n This makes it possible to satisfy B in the future. nIn the case of C n To collect the corresponding signal values.

[0026] As one embodiment, step S3 includes: Step S31: Perform simulation based on the chip, when B is satisfied... n At that time, through C n With each F2 in The connection between them obtains each F i n Tracking information, including F1 in F2 in F3 in Signal value, signal acquisition time.

[0027] It should be noted that the tracking information clearly records the corresponding signal name, layer information, signal width, signal value, and signal acquisition time, providing an accurate reference for subsequent signals.

[0028] Step S32, each F i n The tracking information is stored in F n The corresponding file E in the preset database n middle.

[0029] It should be noted that directly generating trace files based on trace information would consume a large amount of memory and require continuous file read and write operations, resulting in extremely low efficiency in generating trace files. Therefore, in this embodiment of the invention, each F... i n The tracking information is stored in F n In the pre-defined database, reading and writing can be done quickly without consuming a large amount of memory.

[0030] Step S33: Read E from the preset database n Generate the corresponding trace file H n H n For log files.

[0031] It should be noted that by generating corresponding trace files from the preset database, the efficiency of trace file generation is greatly improved. The trace files are log files, and by outputting them, users can obtain accurate references for the chip debugging process.

[0032] This invention, through the creation of a configuration file containing at least one internal chip signal, groups and configures signal information along with corresponding trigger conditions. Based on the configuration file, a corresponding interface is generated, and connections are established between the interface and the signals in the configuration file. Then, based on the trigger conditions, the tracking information corresponding to each signal in the configuration file is obtained through the interface. This invention enables the acquisition of information corresponding to internal chip signals, achieving the tracking of these signals. By using the tracking file to refine the chip design, the efficiency of chip design and verification is improved.

[0033] It should be noted that some exemplary embodiments are described as processes or methods depicted as flowcharts. Although the flowcharts describe the steps as sequential processes, many of these steps can be performed in parallel, concurrently, or simultaneously. Furthermore, the order of the steps can be rearranged. A process can be terminated when its operation is complete, but it may also have additional steps not included in the figures. A process can correspond to a method, function, procedure, subroutine, subroutine, etc.

[0034] This invention also provides an electronic device, including: at least one processor; and a memory communicatively connected to the at least one processor; wherein the memory stores instructions executable by the at least one processor, the instructions being configured to perform the method described in this invention.

[0035] This invention also provides a computer-readable storage medium storing computer-executable instructions for performing the methods described in this invention.

[0036] The above description is merely a preferred embodiment of the present invention and is not intended to limit the present invention in any way. Although the present invention has been disclosed above with reference to preferred embodiments, it is not intended to limit the present invention. Any person skilled in the art can make some modifications or alterations to the above-disclosed technical content to create equivalent embodiments without departing from the scope of the present invention. Any simple modifications, equivalent changes, and alterations made to the above embodiments based on the technical essence of the present invention without departing from the scope of the present invention shall still fall within the scope of the present invention.

Claims

1. A method for generating tracking files based on configuration files, characterized in that, include: Step S1: Obtain the configuration file {F1,F2,...,F} corresponding to the chip. n ,...,F N }, F n This refers to the nth group of configuration information in the configuration file, where n ranges from 1 to N, and N is the number of configuration information items. n ={A n B n F1 n F2 n ,...,F i n ,...,F g(n) n }, A n For F n The corresponding chip component module identifier, B n For F n The corresponding trigger condition, F i n For F n The corresponding i-th signal to be tracked, where i ranges from 1 to g(n), and g(n) is F n The corresponding number of signals to be tracked, g(n)≥1, F n At least one F i n These are signals inside the chip; Step S2, based on {F1 n F2 n ,...,F i n ,...,F g(n) n Generate an A n Corresponding interface C n and in A n C is built in the corresponding chip component module n and each F i n The connection, in C n Setting B in the middle n ; Step S3: Perform simulation based on the chip, when B is satisfied. n At that time, through C n Get each corresponding F i n The tracking information is used to generate the corresponding tracking file.

2. The method according to claim 1, characterized in that, F i n ={F1 in F2 in F3 in }, F1 in For F i n In A n The corresponding hierarchical information in the chip's constituent modules, F2 in For F i n The corresponding signal name is F3. in For F i n The corresponding signal width.

3. The method according to claim 1, characterized in that, Step S2 includes: Step S21, based on {F1 n F2 n ,...,F i n ,...,F g(n) n Each F in} i n Corresponding F1 in F2 in F3 in Generate an A n Corresponding interface C n C n Generated based on hardware description language; Step S22, C n Bind to A using the bind method n On the corresponding chip component module, based on F1 i Establish C n With F2 in The connection between them, C n With F2 in The width of the connecting line between them is F3 in ; Step S23, in C n Setting B in the middle n .

4. The method according to claim 1, characterized in that, B n The signal values ​​of one or more signals must meet preset conditions, including that the signal value is equal to a preset value and that the multiple signal values ​​conform to a preset logical relationship.

5. The method according to claim 2, characterized in that, Step S3 includes: Step S31: Perform simulation based on the chip, when B is satisfied... n At that time, through C n With each F2 in The connection between them obtains each F i n Tracking information, including F1 in F2 in F3 in Signal value, signal acquisition time; Step S32, each F i n The tracking information is stored in F n The corresponding file E in the preset database n middle; Step S33: Read E from the preset database n Generate the corresponding trace file H n H n For log files.

6. The method according to claim 1, characterized in that, F1,F2,...,F n ,...,F N Set in a configuration file, or for each F n Set up a separate configuration file, or A n The same F n The settings are configured in a configuration file.

7. An electronic device, characterized in that, include: At least one processor; And, a memory communicatively connected to the at least one processor; The memory stores instructions that are executed by the at least one processor, the instructions being configured to perform the method of any one of claims 1-6.

8. A computer-readable storage medium, characterized in that, The device stores computer-executable instructions for performing the method of any one of claims 1-6.

Images