Power consumption adjusting method and device, electronic equipment, system and chip

By reusing the target physical pins of the SPI bus in the chip system, a communication connection with the slave device is established, control commands are sent, and power consumption is adjusted. This solves the problem of poor compatibility of the AVS interface and achieves fine-grained power consumption adjustment and improved compatibility.

CN121349280APending Publication Date: 2026-01-16BEIJING TSINGMICRO INTELLIGENT TECH CO LTD
View PDF 0 Cites 2 Cited by

Patent Information

Application Number
CN202511365744.8
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Filing Date
2025-09-23
Publication Date
2026-01-16

AI Technical Summary

Technical Problem

In some chip systems, due to limited hardware resources, a dedicated AVS interface is not integrated, resulting in poor AVS interface compatibility, inability to adapt to different types of PMICs, and difficulty in implementing refined voltage control strategies.

Method used

By reusing existing target physical pins, a communication connection with the slave device is established based on the SPI bus, control commands are sent to generate power consumption information, and power consumption is adjusted according to the received power consumption information, thus achieving compatibility with different types of PMICs.

Benefits of technology

It improves compatibility with different types of PMICs, enables fine-grained power consumption regulation, reduces hardware design complexity and cost, and improves resource utilization.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN121349280A_ABST
    Figure CN121349280A_ABST
Patent Text Reader

Abstract

The invention provides a power consumption adjusting method and device, electronic equipment, a system and a chip, and the method comprises the steps: building communication connection with slave equipment based on an SPI bus, enabling the SPI bus to be obtained by multiplexing an existing target physical pin, enabling the target physical pin to have a data interaction function with the slave equipment, and enabling the target physical pin to be connected with the slave equipment; the control command is sent to the slave device based on the SPI bus, so that the slave device generates the power consumption information corresponding to the control command, the power consumption is adjusted based on the power consumption information in response to the power consumption information received through the SPI bus, and data interaction with the slave device is realized by multiplexing the existing target physical pin based on the SPI bus, so that the compatibility with different types of PMICs is improved; therefore, refined power consumption adjustment is realized.
Need to check novelty before this filing date? Find Prior Art

Description

TECHNICAL FIELD

[0001] The present disclosure relates to the technical field of communication, and particularly relates to a power consumption adjustment method and device, electronic equipment, system and chip. BACKGROUND

[0002] With the continuous evolution of integrated circuit technology, the chip integration and operation capacity are significantly improved, but high-frequency operation and high-density integration lead to a sharp increase in power consumption, especially in high-performance processors, programmable logic devices and complex system on chips.

[0003] In the related art, an adaptive voltage scaling (AVS) technology is used to communicate with a power management IC (PMIC) to realize voltage feedback adjustment. However, in some chip systems, due to limited hardware resources, a dedicated AVS interface is not integrated, which makes the compatibility of the AVS interface poor, and the AVS interface cannot adapt to different types of PMICs, so that it is difficult to implement a fine voltage control strategy. SUMMARY

[0004] The present disclosure provides a power consumption adjustment method and device, electronic equipment, system and chip to solve the problems in the related art, and based on an SPI bus, the existing target physical pin is multiplexed to realize data interaction with a slave device, improve the compatibility between different types of PMICs, and thus realize fine power consumption adjustment.

[0005] According to a first aspect of some embodiments of the present disclosure, a power consumption adjustment method is provided, which includes:

[0006] Based on a serial peripheral interface (SPI) bus, a communication connection between the slave device is established, wherein the SPI bus is obtained by multiplexing an existing target physical pin, and the target physical pin has a function of data interaction with the slave device;

[0007] Based on the SPI bus, a control command is sent to the slave device to make the slave device generate power consumption information corresponding to the control command;

[0008] In response to the power consumption information received through the SPI bus, the power consumption is adjusted based on the power consumption information.

[0009] In some embodiments of the present disclosure, the SPI bus includes a synchronization pin;

[0010] The communication connection between the slave device based on the serial peripheral interface (SPI) bus includes:

[0011] establish a communication connection with the slave device through the synchronization pin of the SPI bus.

[0012] In some embodiments of the present disclosure, the SPI bus includes an output pin;

[0013] The sending of the control command to the slave device based on the SPI bus includes:

[0014] The control command is obtained by encapsulating preset adaptive voltage adjustment format information.

[0015] The control command is sent to the slave device through the output pin of the SPI bus.

[0016] In some embodiments of the present disclosure, the SPI bus includes an input pin;

[0017] The adjustment of the power consumption based on the power consumption information includes:

[0018] The power consumption information is received based on the input pin, and the power consumption information is parsed according to the preset adaptive voltage adjustment format information to obtain power consumption parameters, the power consumption parameters including at least one of voltage, current and temperature.

[0019] The power consumption is adjusted according to the power consumption parameters.

[0020] In some embodiments of the present disclosure, after the adjustment of the power consumption based on the power consumption information in response to the power consumption information received through the SPI bus, the method further includes:

[0021] The newly generated control command after the adjustment of the power consumption is sent to the slave device through the SPI bus, so that the slave device updates or regenerates power consumption information according to the newly generated control command.

[0022] According to a second aspect of the present disclosure, a power consumption adjustment device is provided, including:

[0023] The establishment unit is configured to establish a communication connection with a slave device based on a serial peripheral interface (SPI) bus, wherein the SPI bus is obtained by multiplexing an existing target physical pin, and the target physical pin has a function of interacting with the slave device.

[0024] The first sending unit is configured to send a control command to the slave device based on the SPI bus, so that the slave device generates power consumption information corresponding to the control command.

[0025] The adjustment unit is configured to adjust power consumption based on power consumption information in response to the power consumption information received through the SPI bus.

[0026] In some embodiments of the present disclosure, the SPI bus includes a synchronization pin;

[0027] The establishing unit is further configured to establish a communication connection with the slave device through the synchronization pin of the SPI bus.

[0028] In some embodiments of the present disclosure, the SPI bus includes an output pin;

[0029] The first sending unit includes:

[0030] The packaging module is configured to package preset adaptive voltage regulation format information to obtain the control command.

[0031] The sending module is configured to send the control command to the slave device through the output pin of the SPI bus.

[0032] In some embodiments of the present disclosure, the SPI bus includes an input pin;

[0033] The adjusting unit includes:

[0034] The analyzing module is configured to receive the power consumption information based on the input pin, and analyze the power consumption information according to the preset adaptive voltage regulation format information to obtain power consumption parameters, the power consumption parameters including at least one of voltage, current and temperature.

[0035] The adjusting module is configured to adjust power consumption according to the power consumption parameters.

[0036] In some embodiments of the present disclosure, the device further includes:

[0037] The second sending unit is configured to send a newly generated control command after adjusting power consumption to the slave device through the SPI bus, so that the slave device updates or regenerates power consumption information according to the newly generated control command.

[0038] According to a third aspect of the present disclosure, an electronic device is provided, including:

[0039] at least one processor; and

[0040] a memory connected with the at least one processor; wherein

[0041] The memory stores instructions executable by the at least one processor, and the instructions are executed by the at least one processor to enable the at least one processor to execute the method of the first aspect.

[0042] According to a fourth aspect of the present disclosure, a non-transitory computer-readable storage medium storing computer instructions is provided, wherein the computer instructions are used to cause the computer to perform the method of the first aspect of the present disclosure.

[0043] According to a fifth aspect of the present disclosure, a chip is provided, comprising one or more interface circuits and one or more processors; the interface circuit is used to receive a signal and send the signal to the processor, the signal comprising computer instructions; when the processor executes the computer instructions, the electronic device performs the method described in the first aspect of the present disclosure.

[0044] In summary, according to the power consumption adjustment method and device, electronic device, system and chip provided by the present disclosure, the method comprises: establishing a communication connection with a slave device based on an SPI bus, wherein the SPI bus is obtained by multiplexing an existing target physical pin, the target physical pin has the function of data interaction with the slave device, a control command is sent to the slave device based on the SPI bus, so that the slave device generates power consumption information corresponding to the control command, and the power consumption is adjusted based on the power consumption information in response to the power consumption information received through the SPI bus. Based on the SPI bus, data interaction with the slave device is realized by multiplexing the existing target physical pin, the compatibility with different types of PMICs is improved, and fine power consumption adjustment is realized.

[0045] It should be understood that the content described in this part is not intended to identify key or important features of the embodiments of the present application, nor to limit the scope of the present application. Other features of the present application will become apparent from the following description. BRIEF DESCRIPTION OF DRAWINGS

[0046] The accompanying drawings are used to better understand the present scheme and do not limit the present disclosure. Among them:

[0047] Figure 1 A flowchart of a power consumption adjustment method provided by an embodiment of the present disclosure is provided.

[0048] Figure 2 A hardware topology diagram of a power consumption adjustment method provided by an embodiment of the present disclosure is provided.

[0049] Figure 3 A flowchart of another power consumption adjustment method provided by an embodiment of the present disclosure is provided.

[0050] Figure 4 A flowchart of another power consumption adjustment method provided by an embodiment of the present disclosure is provided.

[0051] Figure 5A structural schematic diagram of a device for power consumption adjustment provided by an embodiment of the present disclosure is shown in FIG. 1.

[0052] Figure 6 A structural schematic diagram of another device for power consumption adjustment provided by an embodiment of the present disclosure is shown in FIG. 2.

[0053] Figure 7 A structural schematic diagram of a system for power consumption adjustment provided by an embodiment of the present disclosure is shown in FIG. 3.

[0054] Figure 8 A schematic block diagram of an example electronic device provided by an embodiment of the present disclosure is shown in FIG. 4.

[0055] Figure 9 A structural schematic diagram of a chip provided by an embodiment of the present disclosure is shown in FIG. 5. DETAILED DESCRIPTION

[0056] Embodiments of the present disclosure are described in detail below with reference to the accompanying drawings, examples of which are shown in the drawings, wherein the same or similar notations represent the same or similar elements or elements having the same or similar functions throughout. The embodiments described below with reference to the accompanying drawings are exemplary and are intended to explain the present disclosure, and cannot be understood as a limitation of the present disclosure.

[0057] With the continuous evolution of integrated circuit technology, the integration and computing power of chips have been significantly improved. However, high-frequency operation and high-density integration lead to a sharp increase in power consumption, especially in high-performance processors, programmable logic devices, and complex system-on-chips.

[0058] In related technologies, an adaptive voltage scaling (AVS) technology is used to communicate with a power management IC (PMIC) to realize voltage feedback adjustment. However, in some chip systems, due to limited hardware resources, a dedicated AVS interface is not integrated, which makes the compatibility of the AVS interface poor, and different types of PMICs cannot be adapted, making it difficult to implement a fine voltage control strategy.

[0059] Therefore, in order to solve the problems in the related art, the present disclosure provides a method for power consumption adjustment, which includes: establishing a communication connection with a slave device based on an SPI bus, wherein the SPI bus is obtained by multiplexing an existing target physical pin, the target physical pin has the function of data interaction with the slave device, sending a control command to the slave device based on the SPI bus, so that the slave device generates power consumption information corresponding to the control command, adjusting the power consumption based on the power consumption information in response to the power consumption information received through the SPI bus, and realizing data interaction with the slave device by multiplexing the existing target physical pin based on the SPI bus, improving the compatibility between different types of PMICs, and thus realizing fine power consumption adjustment.

[0060] This disclosure is not exhaustive, but merely illustrative of some embodiments, and is not intended to limit the scope of protection of this disclosure. Unless otherwise specified, each step in a particular embodiment can be implemented as an independent embodiment, and the steps can be arbitrarily combined. For example, a solution after removing some steps in a particular embodiment can also be implemented as an independent embodiment, and the order of the steps in a particular embodiment can be arbitrarily interchanged. Furthermore, the optional implementation methods in a particular embodiment can be arbitrarily combined; moreover, the embodiments can be arbitrarily combined, for example, some or all steps of different embodiments can be arbitrarily combined, and a particular embodiment can be arbitrarily combined with the optional implementation methods of other embodiments.

[0061] In each of the disclosed embodiments, unless otherwise specified or in case of logical conflict, the terminology and / or descriptions of the embodiments are consistent and can be referenced by each other. Technical features in different embodiments can be combined to form new embodiments based on their inherent logical relationships.

[0062] The terminology used in the embodiments of this disclosure is for the purpose of describing particular embodiments only and is not intended to limit the scope of this disclosure.

[0063] In this embodiment of the disclosure, unless otherwise stated, elements expressed in the singular form, such as "a," "an," "the," "the," "the," "the," "the," "the," "this," etc., can mean "one and only one," or "one or more," "at least one," etc. For example, when using articles such as "a," "an," "the," etc. in translation, the noun following the article can be understood as either a singular expression or a plural expression.

[0064] In some embodiments, the terms “in response to…”, “in response to determining…”, “in the case of…”, “when…”, “if…”, “if…”, etc., can be used interchangeably.

[0065] In some embodiments, the terms “greater than,” “greater than or equal to,” “not less than,” “more than,” “more than or equal to,” “not less than,” “higher than,” “higher than or equal to,” “not lower than,” and “above” can be used interchangeably, as can the terms “less than,” “less than or equal to,” “not greater than,” “less than,” “less than or equal to,” “not more than,” “lower than,” “lower than or equal to,” “not higher than,” and “below”.

[0066] The prefixes such as "first" and "second" in the embodiments of this disclosure are only for distinguishing different descriptive objects and do not constitute restrictions on the position, order, priority, number or content of the descriptive objects. For the description of the descriptive objects, please refer to the description in the claims or the context of the embodiments. The use of prefixes should not constitute unnecessary restrictions.

[0067] In the embodiments disclosed herein, "multiple" refers to two or more.

[0068] In the embodiments disclosed herein, terms such as “import”, “input”, and “read in” can be used interchangeably.

[0069] In some embodiments, devices, etc., can be interpreted as physical or virtual, and their names are not limited to the names recorded in the embodiments. Terms such as “device”, “equipment”, “circuit”, “network element”, “node”, “function”, “unit”, “section”, “system”, “network”, “chip”, “chip system”, “entity”, and “subject” can be used interchangeably.

[0070] The embodiments disclosed herein are applied to scenarios where the master device or master device processor performs voltage regulation, and are adapted to diverse hardware resources to realize communication and interaction between the master device or master device processor and the slave device.

[0071] Figure 1 This is a flowchart illustrating a power consumption regulation method provided in an embodiment of the present disclosure, as shown below. Figure 1 As shown, the power consumption regulation method includes steps 101-103.

[0072] Step 101: Establish a communication connection with the slave device based on the Serial Peripheral Interface (SPI) bus; wherein the SPI bus is obtained by reusing existing target physical pins, and the target physical pins have the function of data interaction with the slave device.

[0073] The Serial Peripheral Interface (SPI) bus is a high-speed, full-duplex, synchronous serial communication bus. The SPI bus serves as a communication bridge between master and slave devices, allowing the master device to establish a communication connection with the slave device.

[0074] In this embodiment, the master device sends control commands to the slave device. The master device includes, but is not limited to, a management subsystem, a control processor, and an external embedded controller. The slave device executes or responds to the control commands sent by the master device, i.e., it is controlled by the master device. For example, when the slave device is a power management IC (PMIC) connected to the master device via an SPI bus, it uses the control commands sent by the master device to achieve power consumption regulation or perform other functions (such as data acquisition, processing, etc.). It should be noted that the slave device can be any type of device besides a PMIC, such as a sensor acquisition device, a monitoring device, or other slave devices performing other functions; the specific type is not limited.

[0075] In this embodiment, the signal transmission, data sending, and data receiving functions of the SPI bus are determined by reusing existing target physical pins in the master device, thereby realizing data interaction between the master and slave devices. These target physical pins include, but are not limited to, the SCLK pin, MOSI pin, and MISO pin. It should be noted that the above target physical pins are merely illustrative and are not intended to be specific.

[0076] By reusing the existing target physical pins of the master device to build the SPI bus, reliable communication between master and slave devices is achieved without the need for additional hardware resources. This reduces the complexity and cost of hardware design. Only lightweight protocol parsing logic needs to be integrated in the slave device, eliminating the need for complex processing logic. This saves area and power consumption, improves resource utilization, and enhances system adaptability.

[0077] Step 102: Send a control command to the slave device based on the SPI bus, so that the slave device generates power consumption information corresponding to the control command.

[0078] The master device sends control commands to the slave device via the SPI bus. These control commands are encapsulated in AVS format as SPI data frames. The control commands are used to indicate that the master device instructs the slave device to provide power consumption information. The slave device generates corresponding power consumption information (such as the slave device's current, voltage, temperature, etc.) based on the received data frames.

[0079] In some embodiments, the slave device receives network matrix operation requests sent by the master device via the SPI bus and returns the results to the master device, which is part of the master device's functional extension.

[0080] For example, the master device sends a control command to the slave device, and the slave device's PMIC generates corresponding power consumption information based on the control command. The control command can carry target power consumption information, such as "target voltage is 1.0V, adjustment response time ≤ 10μs," or it can carry power consumption feedback indication information. The power consumption information fed back by the slave device could be, for example, "current voltage is 0.8V, response time is 20μs." It should be noted that the above is only an example and is not intended to limit the specific implementation.

[0081] The master device sends control commands via the SPI bus and prompts the slave device to generate corresponding power consumption information. With the help of the efficient communication characteristics of the SPI bus, the voltage control requirements of the master device are accurately transmitted to the slave device, meeting the power supply requirements of the master device under different operating conditions and realizing fine control of power consumption.

[0082] Step 103: In response to the power consumption information received via the SPI bus, adjust the power consumption based on the power consumption information.

[0083] The master device receives power consumption information from the slave device via the SPI bus. The master device adjusts the power consumption according to the power consumption information to meet the power consumption requirements of the master device under different loads.

[0084] For example, when the master device receives power consumption information from the slave device via the SPI bus: "Current voltage is 0.8V, response time is 20μs," and the master device's required values ​​are: "Target voltage is 1.0V, adjustment response time ≤ 10μs," the master device adjusts the power consumption based on the slave device's power consumption information: "Increase the voltage from the current voltage of 0.8V to 1.0V at a rate of 0.02V / μs, and adjust the response time from 20μs to ≤ 10μs." It should be noted that the above is only an example and is not intended to limit the specific implementation.

[0085] As one implementation of this disclosure, when the master device determines that power consumption adjustment is required based on the power consumption information received from the slave device, the master device controls the slave device to perform power consumption adjustment (such as adjusting voltage, frequency, fan, etc.).

[0086] In another implementation of this disclosure, when the master device determines that power consumption needs to be adjusted based on the power consumption information received from the slave device, the master device sends a power consumption adjustment command to the slave device, and the slave device performs the power consumption adjustment.

[0087] In summary, the power consumption regulation method provided in this disclosure includes: establishing a communication connection with a slave device based on an SPI bus, wherein the SPI bus is obtained by reusing existing target physical pins, the target physical pins having the function of data interaction with the slave device; sending control commands to the slave device based on the SPI bus to enable the slave device to generate power consumption information corresponding to the control commands; adjusting power consumption based on the power consumption information received through the SPI bus; and realizing data interaction with the slave device by reusing existing target physical pins based on the SPI bus, thereby improving compatibility with different types of PMICs and achieving fine-grained power consumption regulation.

[0088] Figure 2 This is a schematic diagram of a hardware topology for voltage regulation provided in an embodiment of this disclosure. The SPI bus includes synchronization pins (such as the SCLK pin), output pins (such as the MOSI pin), and input pins (such as the MISO pin). The synchronization pin is the target physical pin for transmitting the synchronization clock signal in the SPI bus. The master device controls the generation and output of the clock signal to ensure that the actions of the master device sending data and the slave device receiving data are synchronized in time, avoiding data transmission errors due to timing deviations. The output pin is the target physical pin for transmitting data from the master device to the slave device. It is responsible for carrying output signals such as control commands generated by the master device, establishing a unidirectional data channel from the master device to the slave device, and ensuring that the information from the master device is transmitted to the slave device in a directional manner. The input pin is the target physical pin for the slave device to feed back data to the master device, establishing a feedback data channel from the slave device to the master device, enabling the master device to obtain information such as the power consumption information of the slave device. It should be noted that the three target physical pins included in the SPI bus are only illustrative examples, and the specific number is not limited.

[0089] By reusing target physical pins such as synchronization pins, output pins, and input pins, data transmission and timing synchronization functions can be performed at different communication stages or for different slave devices without adding additional hardware pins. This achieves efficient utilization of pin resources, reduces the number of pins used in hardware design, and lowers circuit complexity and hardware costs. When the master device needs to communicate with multiple slave devices, or when the slave devices themselves have limited pin resources, reusing target physical pins can meet the basic requirements of SPI bus communication while avoiding pin resource shortages and ensuring the integrity of communication functions.

[0090] Figure 3 A flowchart illustrating a power consumption regulation method provided in an embodiment of this disclosure is further shown. Based on Figure 1 The illustrated embodiments and Figure 2 The diagram shown is as follows. Figure 3 This may include the following steps:

[0091] Step 201: Establish a communication connection with the slave device through the synchronization pin of the SPI bus.

[0092] In this embodiment of the disclosure, a communication connection is established between the master device and the slave device through a synchronization pin, and signal transmission between the master device and the slave device is realized through the communication connection between the master device and the slave device.

[0093] In some embodiments, the SPI bus is pre-initialized, and the number of bits transmitted per transmission (including binary bits such as 8 bits, 16 bits, etc.), transmission mode, etc. are configured to ensure that the master device and the slave device maintain strict timing synchronization during data interaction, reduce data transmission errors caused by timing deviations, and the communication connection method is simple and direct, without the need for complex hardware configuration.

[0094] Step 202: Encapsulate the preset adaptive voltage regulation format information to obtain the control command, and send the control command to the slave device through the output pin of the SPI bus.

[0095] To establish a communication connection with the slave device PMIC, the master device first calls its own controller to encapsulate the preset adaptive voltage regulation format information and generate control commands. However, the preset adaptive voltage regulation format information cannot be directly recognized by the slave device PMIC, so it needs to be encapsulated to conform to the PMIC's parsing rules.

[0096] After encapsulating the preset adaptive voltage regulation format information, the control command is obtained. The master device transmits the control command to the slave device PMIC through the output pin of the SPI bus. By utilizing the transmission characteristics of the output pin, the risk of data transmission errors is reduced and the directionality of information transmission is improved, thereby ensuring the reliability of the control command transmission from the master device to the slave device.

[0097] Step 203: Based on the input pin, receive the power consumption information, parse the power consumption information according to the preset adaptive voltage adjustment format information, obtain the power consumption parameters, and adjust the power consumption according to the power consumption parameters.

[0098] In some embodiments, the power consumption parameters include at least one of voltage, current, and temperature.

[0099] The slave device PMIC will transmit the generated power consumption information to the master device through the input pin of the SPI bus according to the preset adaptive voltage regulation format. After receiving the power consumption information, the master device will parse the power consumption information according to the preset adaptive voltage regulation format.

[0100] Through standardized parsing methods, the master device can extract power consumption parameters from power consumption information, avoiding control errors caused by information extraction bias. Based on the power consumption parameters, the master device can perform operations such as frequency reduction and fan adjustment to further ensure the safe operation of the equipment. Simultaneously, the master device adjusts the output power consumption value based on the power consumption parameters. For example, when the temperature is detected to be too high in the power consumption parameters, the master device reduces the voltage to reduce equipment heat generation; when the current is detected to be increasing in the power consumption parameters, the master device increases the voltage to ensure stable performance. It should be noted that the above examples are merely illustrative and are not intended to limit the specific implementation.

[0101] Through the power consumption regulation mechanism, problems such as power redundancy and equipment overheating caused by excessive power consumption can be avoided, and the performance degradation or instability of the main equipment caused by insufficient voltage can be prevented, thereby achieving dual optimization of system energy efficiency and operational reliability.

[0102] In some embodiments, the SPI bus supports full-duplex communication. The master device can send newly generated control commands to the slave device PMIC based on the output pin. At the same time, the master device can also receive feedback information such as power consumption information transmitted by the slave device PMIC based on the input pin. The full-duplex communication mode enables bidirectional synchronous information exchange between the master and slave devices, without waiting for one side to complete sending before the other side receives, thus improving communication efficiency.

[0103] It should be noted that there is no restriction on the execution order between steps 202 and 203.

[0104] Figure 4 A flowchart illustrating a power consumption regulation method provided in an embodiment of this disclosure is further shown. Based on Figure 3 The embodiment shown, Figure 4 This may include the following steps:

[0105] Step 301: Establish a communication connection with the slave device through the synchronization pin of the SPI bus.

[0106] Step 302: Encapsulate the preset adaptive voltage regulation format information to obtain the control command, and send the control command to the slave device through the output pin of the SPI bus.

[0107] Step 303: Based on the input pin, receive the power consumption information, parse the power consumption information according to the preset adaptive voltage adjustment format information, obtain the power consumption parameters, and adjust the power consumption according to the power consumption parameters.

[0108] For explanations of steps 301-303, please refer to the above. Figure 3 The detailed description of the relevant steps will not be repeated here.

[0109] Step 304: The newly generated control command after adjusting the power consumption is sent to the slave device via the SPI bus, so that the slave device can update or regenerate the power consumption information according to the newly generated control command.

[0110] After acquiring power consumption parameters and completing power consumption adjustment, the master device sends the newly generated control command to the slave device to provide feedback and adjustment for possible instability of the master device. When the newly generated control command does not match the current power consumption requirements, the slave device will update the original power consumption information or regenerate a new command to ensure that the power consumption information is consistent with the requirements of the master device and that the voltage requirements executed by the slave device meet the current operating conditions of the master device.

[0111] To facilitate better understanding, an example is given below. The master device sends a control command of "target voltage 1.0V, adjustment rate 0.02V / μs". The slave device generates corresponding power consumption information and executes it. When the master device detects a high voltage through power consumption parameters (e.g., actual power consumption is lower than expected), the newly generated control command becomes "target voltage 0.95V, adjustment rate maintained at 0.02V / μs". In this case, the slave device only needs to update the "target voltage 1.0V" in the original power consumption information, keeping parameters such as the adjustment rate unchanged, to obtain the updated power consumption information. However, if the master device experiences a drastic change in operating conditions (e.g., switching instantly from low load to high load), the newly generated control command not only includes "target voltage increased from 0.8V to 1.2V" but also adds parameters that differ significantly from the original power consumption information, such as "current increased to 2A, adjustment response time compressed to 5μs". Since the power consumption parameters in the original power consumption information have all changed, the slave device cannot adapt by updating and must regenerate the power consumption information according to the new control command. It should be noted that the above is only an illustrative example and is not intended to limit the specific implementation.

[0112] As one implementation of this disclosure, in the design of a field-programmable gate array (FPGA), at least one slave device (PMIC) is uniformly controlled based on the SPI bus, and a programmable voltage regulation strategy is achieved by adjusting different types of PMICs.

[0113] As another implementation of the present disclosure, in a heterogeneous multi-core processing platform, different types of PMICs are controlled based on multiple SPI buses to achieve partitioned power consumption optimization and reduce resource waste.

[0114] Please continue reading. Figure 2The diagram illustrates how the master device synchronizes its transmission timing with slave device 1 via the synchronization pin in the SPI bus. The master device sends control commands to slave device 1 via the output pin and receives power consumption information output by slave device 1 via the input pin. Furthermore, the SPI bus is compatible with different types of slave devices. By connecting at least one external slave device 2, the master device can control slave device 2 according to its different functions. The newly generated control command after adjusting the power consumption is sent to slave device 1, and the power consumption information generated by slave device 1 is fed back to the master device.

[0115] Corresponding to the power consumption regulation method described above, the present invention also proposes a power consumption regulation device. Since the device embodiments of the present invention correspond to the method embodiments described above, details not disclosed in the device embodiments can be referred to the method embodiments described above, and will not be repeated here.

[0116] Figure 5 This is a schematic diagram of the structure of a power consumption regulation device provided in an embodiment of the present disclosure, as shown below. Figure 5 As shown, it includes: a setup unit 51, a first transmission unit 52, and an adjustment unit 53.

[0117] Establishment unit 51 is used to establish a communication connection with the slave device based on the serial peripheral interface (SPI) bus; wherein, the SPI bus is obtained by reusing existing target physical pins, and the target physical pins have the function of data interaction with the slave device;

[0118] The first transmitting unit 52 is used to send a control command to the slave device based on the SPI bus, so that the slave device generates power consumption information corresponding to the control command;

[0119] The adjustment unit 53 is used to adjust the power consumption based on the power consumption information received through the SPI bus.

[0120] In summary, the power consumption regulation apparatus provided in this disclosure includes: establishing a communication connection with a slave device based on an SPI bus, wherein the SPI bus is obtained by reusing existing target physical pins, the target physical pins having the function of data interaction with the slave device; sending control commands to the slave device based on the SPI bus to cause the slave device to generate power consumption information corresponding to the control commands; adjusting power consumption based on the power consumption information received through the SPI bus; and realizing data interaction with the slave device by reusing existing target physical pins based on the SPI bus, thereby improving compatibility with different types of PMICs and achieving fine-grained power consumption regulation.

[0121] Furthermore, in one possible implementation of the embodiments of this disclosure, such as Figure 6As shown, the SPI bus includes a synchronization pin;

[0122] The establishment unit 51 is also used to establish a communication connection with the slave device through the synchronization pin of the SPI bus.

[0123] Furthermore, in one possible implementation of the embodiments of this disclosure, such as Figure 6 As shown, the SPI bus includes output pins;

[0124] The first transmitting unit 52 includes:

[0125] The encapsulation module 521 is used to encapsulate the preset adaptive voltage regulation format information to obtain the control command;

[0126] The transmitting module 522 is used to send the control command to the slave device through the output pin of the SPI bus.

[0127] Furthermore, in one possible implementation of the embodiments of this disclosure, such as Figure 6 As shown, the SPI bus includes input pins;

[0128] The adjustment unit 53 includes:

[0129] The parsing module 531 is used to receive the power consumption information based on the input pin, and parse the power consumption information according to the preset adaptive voltage regulation format information to obtain power consumption parameters, wherein the power consumption parameters include at least one of voltage, current and temperature.

[0130] The adjustment module 532 is used to adjust the power consumption according to the power consumption parameters.

[0131] Furthermore, in one possible implementation of the embodiments of this disclosure, such as Figure 6 As shown, the device further includes:

[0132] The second sending unit 54 is used to send a newly generated control command after adjusting the power consumption based on the power consumption information received by the adjustment unit 53 via the SPI bus to the slave device, so that the slave device can update or regenerate the power consumption information according to the newly generated control command.

[0133] It should be noted that the foregoing explanation of the method embodiments also applies to the apparatus of the embodiments of this disclosure, and the principle is the same. Therefore, the embodiments of this disclosure are not limited thereto.

[0134] Figure 7This is a schematic diagram of a power consumption regulation system provided in an embodiment of the present disclosure. The system includes a master device 701 and a slave device 702; wherein,

[0135] The master device 701 is used to establish a communication connection with the slave device 702 based on the serial peripheral interface (SPI) bus; wherein the SPI bus is obtained by reusing existing target physical pins, and the target physical pins have the function of data interaction with the slave device 702;

[0136] The master device 701 is also used to send control commands to the slave device 702 based on the SPI bus;

[0137] The slave device 702 is used to receive the control command sent by the master device 701, generate power consumption information corresponding to the control command, and send the power consumption information to the master device 701;

[0138] The master device 701 is also used to receive the power consumption information sent by the slave device 702 through the SPI bus, and adjust the power consumption based on the power consumption information.

[0139] The methods and apparatus provided in the embodiments of this application have been described above. To implement the functions of the methods provided in the embodiments of this application, the electronic device may include a hardware structure and software modules, and may implement the above functions in the form of a hardware structure, software modules, or a hardware structure plus software modules. One of the above functions may be executed in the form of a hardware structure, software modules, or a hardware structure plus software modules.

[0140] Figure 8 This is a block diagram illustrating an electronic device 800 for implementing the above-described power consumption regulation method according to an exemplary embodiment. For example, the electronic device 800 may be a mobile phone, computer, digital broadcasting terminal, messaging device, game console, tablet device, medical device, fitness equipment, personal digital assistant, etc.

[0141] Reference Figure 8 The electronic device 800 may include one or more of the following components: a processing component 802, a memory 804, a power supply component 806, a multimedia component 808, an audio component 810, an input / output (I / O) interface 812, a sensor component 814, and a communication component 816.

[0142] Processing component 802 typically controls the overall operation of electronic device 800, such as operations associated with display, telephone calls, data communication, camera operation, and recording operations. Processing component 802 may include one or more processors 820 to execute instructions to complete all or part of the steps of the methods described above. Furthermore, processing component 802 may include one or more modules to facilitate interaction between processing component 802 and other components. For example, processing component 802 may include a multimedia module to facilitate interaction between multimedia component 808 and processing component 802.

[0143] Memory 804 is configured to store various types of data to support the operation of electronic device 800. Examples of this data include instructions for any application or method operating on electronic device 800, contact data, phonebook data, messages, pictures, videos, etc. Memory 804 can be implemented by any type of volatile or non-volatile storage device or a combination thereof, such as static random access memory (SRAM), electrically erasable programmable read-only memory (EEPROM), erasable programmable read-only memory (EPROM), programmable read-only memory (PROM), read-only memory (ROM), magnetic storage, flash memory, magnetic disk, or optical disk.

[0144] Power supply component 806 provides power to various components of electronic device 800. Power supply component 806 may include a power management system, one or more power supplies, and other components associated with generating, managing, and distributing power to electronic device 800.

[0145] Multimedia component 808 includes a screen that provides an output interface between electronic device 800 and user. In some embodiments, the screen may include a liquid crystal display (LCD) and a touch panel (TP). If the screen includes a touch panel, the screen may be implemented as a touchscreen to receive input signals from the user. The touch panel includes one or more touch sensors to sense touches, swipes, and gestures on the touch panel. The touch sensors may sense not only the boundaries of touch or swipe actions but also the duration and pressure associated with the touch or swipe operation. In some embodiments, multimedia component 808 includes a front-facing camera and / or a rear-facing camera. When electronic device 800 is in an operating mode, such as a shooting mode or video mode, the front-facing camera and / or rear-facing camera may receive external multimedia data. Each front-facing camera and rear-facing camera may be a fixed optical lens system or have focal length and optical zoom capabilities.

[0146] Audio component 810 is configured to output and / or input audio signals. For example, audio component 810 includes a microphone (MIC) configured to receive external audio signals when electronic device 800 is in an operating mode, such as call mode, recording mode, and voice recognition mode. The received audio signals may be further stored in memory 804 or transmitted via communication component 816. In some embodiments, audio component 810 also includes a speaker for outputting audio signals.

[0147] I / O interface 812 provides an interface between processing component 802 and peripheral interface modules, such as keyboards, click wheels, buttons, etc. These buttons may include, but are not limited to, home buttons, volume buttons, power buttons, and lock buttons.

[0148] Sensor assembly 814 includes one or more sensors for providing state assessments of various aspects of electronic device 800. For example, sensor assembly 814 can detect the on / off state of electronic device 800, the relative positioning of components such as the display and keypad of electronic device 800, changes in position of electronic device 800 or a component of electronic device 800, the presence or absence of user contact with electronic device 800, orientation or acceleration / deceleration of electronic device 800, and temperature changes of electronic device 800. Sensor assembly 814 may include a proximity sensor configured to detect the presence of nearby objects without any physical contact. Sensor assembly 814 may also include a light sensor, such as a CMOS or CCD image sensor, for use in imaging applications. In some embodiments, sensor assembly 814 may also include an accelerometer, gyroscope, magnetometer, pressure sensor, or temperature sensor.

[0149] Communication component 816 is configured to facilitate wired or wireless communication between electronic device 800 and other devices. Electronic device 800 can access wireless networks based on communication standards, such as WiFi, 2G or 3G, 4G LTE, 5G NR (NewRadio), or combinations thereof. In one exemplary embodiment, communication component 816 receives broadcast signals or broadcast-related information from an external broadcast management system via a broadcast channel. In one exemplary embodiment, communication component 816 also includes a near-field communication (NFC) module to facilitate short-range communication. For example, the NFC module may be implemented based on radio frequency identification (RFID) technology, Infrared Data Association (IrDA) technology, ultra-wideband (UWB) technology, Bluetooth (BT) technology, and other technologies.

[0150] In an exemplary embodiment, the electronic device 800 may be implemented by one or more application-specific integrated circuits (ASICs), digital signal processors (DSPs), digital signal processing devices (DSPDs), programmable logic devices (PLDs), field-programmable gate arrays (FPGAs), controllers, microcontrollers, microprocessors, or other electronic components to perform the methods described above.

[0151] In an exemplary embodiment, a non-transitory computer-readable storage medium including instructions is also provided, such as a memory 804 including instructions, which can be executed by a processor 820 of an electronic device 800 to perform the above-described method with voltage regulation. For example, the non-transitory computer-readable storage medium may be a ROM, random access memory (RAM), CD-ROM, magnetic tape, floppy disk, and optical data storage device, etc.

[0152] Embodiments of this disclosure also provide a non-transitory computer-readable storage medium storing computer instructions, wherein the computer instructions are used to cause a computer to perform the methods described in the above embodiments of this disclosure.

[0153] For cases where electronic devices can be chips or chip systems, see [link to relevant documentation]. Figure 9 The diagram shows the structure of the chip. Figure 9 The chip shown includes a processor 901 and an interface 902. There can be one or more processors 901, and multiple interfaces 902.

[0154] Optionally, the chip also includes a memory 903, which is used to store necessary computer programs and data.

[0155] Those skilled in the art will also understand that the various illustrative logical blocks and steps listed in the embodiments of this application can be implemented by electronic hardware, computer software, or a combination of both. Whether such functionality is implemented through hardware or software depends on the specific application and the overall system design requirements. Those skilled in the art can implement the functionality using various methods for each specific application, but such implementation should not be construed as exceeding the scope of protection of the embodiments of this application.

[0156] It should be noted that the terms "first," "second," etc., used in the specification, claims, and accompanying drawings of this disclosure are used to distinguish similar objects and are not necessarily used to describe a specific order or sequence. It should be understood that such data can be interchanged where appropriate so that the embodiments of this disclosure described herein can be implemented in orders other than those illustrated or described herein. The embodiments described in the following exemplary embodiments do not represent all embodiments consistent with this disclosure. Rather, they are merely examples of apparatuses and methods consistent with some aspects of this disclosure as detailed in the appended claims.

[0157] In the description of this specification, the references to terms such as "one embodiment," "some embodiments," "illustrative embodiment," "example," "specific example," or "some examples," etc., indicate that a specific feature, structure, material, or characteristic described in connection with an embodiment or example is included in at least one embodiment or example of the present invention. In this specification, the illustrative expressions of the above terms do not necessarily refer to the same embodiment or example. Furthermore, the specific features, structures, materials, or characteristics described may be combined in any suitable manner in one or more embodiments or examples.

[0158] Any process or method description in the flowchart or otherwise herein can be understood as representing a module, segment, or portion of code comprising one or more executable instructions for implementing a particular logical function or process, and the scope of the preferred embodiments of the invention includes additional implementations in which functions may be performed not in the order shown or discussed, including substantially simultaneously or in reverse order depending on the functions involved, as will be understood by those skilled in the art to which embodiments of the invention pertain.

[0159] The logic and / or steps represented in the flowchart or otherwise described herein, for example, can be considered as a sequenced list of executable instructions for implementing logical functions, and can be embodied in any computer-readable medium for use by, or in conjunction with, an instruction execution system, apparatus, or device (such as a computer-based system, a system including a processing module, or other system that can fetch and execute instructions from, an instruction execution system, apparatus, or device). For the purposes of this specification, "computer-readable medium" can be any means that can contain, store, communicate, propagate, or transmit programs for use by, or in conjunction with, an instruction execution system, apparatus, or device. More specific examples (a non-exhaustive list) of computer-readable media include: an electrical connection having one or more wires (control method), a portable computer disk drive (magnetic device), random access memory (RAM), read-only memory (ROM), erasable and editable read-only memory (EPROM or flash memory), fiber optic device, and portable optical disc read-only memory (CDROM). Furthermore, computer-readable media can even be paper or other suitable media on which programs can be printed, because programs can be obtained electronically, for example, by optically scanning the paper or other media, followed by editing, interpreting, or otherwise processing as necessary, and then stored in computer memory.

[0160] It should be understood that various parts of the embodiments of the present invention can be implemented in hardware, software, firmware, or a combination thereof. In the above embodiments, multiple steps or methods can be implemented in software or firmware stored in memory and executed by a suitable instruction execution system. For example, if implemented in hardware, as in another embodiment, it can be implemented using any one or a combination of the following techniques known in the art: discrete logic circuits having logic gates for implementing logical functions on data signals, application-specific integrated circuits (ASICs) having suitable combinational logic gates, programmable gate arrays (PGAs), field-programmable gate arrays (FPGAs), etc.

[0161] Those skilled in the art will understand that all or part of the steps of the methods in the above embodiments can be implemented by a program instructing related hardware. The program can be stored in a computer-readable storage medium, and when executed, the program includes one or a combination of the steps of the method embodiments.

[0162] Furthermore, the functional units in the various embodiments of the present invention can be integrated into a processing module, or each unit can exist physically separately, or two or more units can be integrated into a module. The integrated module can be implemented in hardware or as a software functional module. If the integrated module is implemented as a software functional module and sold or used as an independent product, it can also be stored in a computer-readable storage medium. The storage medium mentioned above can be a read-only memory, a disk, or an optical disk, etc.

[0163] Although embodiments of the present invention have been shown and described above, it is understood that the above embodiments are exemplary and should not be construed as limiting the present invention. Those skilled in the art can make changes, modifications, substitutions and variations to the above embodiments within the scope of the present invention.

Claims

1. A method of power consumption regulation, characterized by, The method comprises: establishing a communication connection with a slave device based on a serial peripheral interface (SPI) bus, wherein the SPI bus is obtained by multiplexing an existing target physical pin, and the target physical pin has a function of interacting with the slave device for data; sending a control command to the slave device based on the SPI bus, so that the slave device generates power consumption information corresponding to the control command; adjusting power consumption based on the power consumption information in response to the power consumption information received through the SPI bus.

2. The method of claim 1, wherein, The SPI bus includes a synchronization pin. The method of establishing a communication connection with a slave device based on a serial peripheral interface (SPI) bus comprises: establishing a communication connection with the slave device through the synchronization pin of the SPI bus.

3. The method of claim 1, wherein, The SPI bus includes an output pin. The method of sending a control command to the slave device based on the SPI bus comprises: packaging preset adaptive voltage regulation format information to obtain the control command; sending the control command to the slave device through the output pin of the SPI bus.

4. The method of claim 3, wherein, The SPI bus includes an input pin. The method of adjusting power consumption based on the power consumption information comprises: receiving the power consumption information based on the input pin, and analyzing the power consumption information according to the preset adaptive voltage regulation format information to obtain power consumption parameters, wherein the power consumption parameters at least include at least one of voltage, current and temperature; adjusting power consumption according to the power consumption parameters.

5. The method according to any one of claims 1-4, characterized in that, After the method of adjusting power consumption based on the power consumption information in response to the power consumption information received through the SPI bus, the method further comprises: sending a newly generated control command after adjusting power consumption to the slave device through the SPI bus, so that the slave device updates or regenerates power consumption information according to the newly generated control command.

6. An apparatus for power consumption adjustment, the apparatus comprising: The method comprises: a establishing unit configured to establish a communication connection with a slave device based on a serial peripheral interface (SPI) bus, wherein the SPI bus is obtained by multiplexing an existing target physical pin, and the target physical pin has a function of interacting with the slave device for data; a first sending unit configured to send a control command to the slave device based on the SPI bus, so that the slave device generates power consumption information corresponding to the control command; an adjusting unit configured to adjust power consumption based on the power consumption information in response to the power consumption information received through the SPI bus.

7. A chip, characterized by The system comprises one or more interface circuits and one or more processors; the interface circuit is used to receive a signal and send the signal to the processor, and the signal comprises computer instructions; when the processor executes the computer instructions, the chip executes the method of any one of claims 1 to 5.

8. A system for power consumption regulation, characterized by The system comprises a master device and a slave device; wherein, the master device is configured to establish a communication connection with the slave device based on a serial peripheral interface (SPI) bus, wherein the SPI bus is obtained by multiplexing an existing target physical pin, and the target physical pin has a function of interacting with the slave device for data; The master device is further configured to send a control command to the slave device based on the SPI bus. The slave device is configured to receive the control command sent by the master device, generate power consumption information corresponding to the control command, and send the power consumption information to the master device. The master device is further configured to receive the power consumption information sent by the slave device through the SPI bus, and adjust power consumption based on the power consumption information.

9. The system of claim 8, wherein The master device is further configured to send a newly generated control command to the slave device after adjusting power consumption through the SPI bus. The slave device receives and updates or regenerates power consumption information according to the newly generated control command.

10. An electronic device, comprising: Comprise: At least one processor; And The memory is in communication connection with the at least one processor; wherein The memory stores instructions executable by the at least one processor, and the instructions are executed by the at least one processor to enable the at least one processor to execute the method of any one of claims 1 to 5.

Citation Information

Cited By

  • Method and device for adjusting power consumption, electronic equipment and storage medium

    CN121541770A

  • Method, apparatus, electronic device and storage medium for adjusting power consumption

    CN121541770B