Method for preparing small substrates

By using a small substrate reconstruction method, temporary bonding adhesive and molding compound are used to form a molding layer, optimizing the substrate size and number of layers. This solves the yield loss and packaging reliability problems in the traditional semi-additive method, and achieves efficient and precise substrate integration and packaging.

CN121693180BActive Publication Date: 2026-05-26HEIFEI PAYTON STORAGE SCI & TECH LTD
View PDF 2 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN Β· China
Patent Type
Patents(China)
Current Assignee / Owner
HEIFEI PAYTON STORAGE SCI & TECH LTD
Filing Date
2026-02-10
Publication Date
2026-05-26

Smart Images

  • Figure CN121693180B_ABST
    Figure CN121693180B_ABST
Patent Text Reader

Abstract

This invention belongs to the field of chip packaging technology, specifically, a method for fabricating a small substrate. The steps are as follows: A small substrate is placed on a first substrate through a first release layer. A molding compound is used to wrap the small substrate and fill the gaps between it on the first release layer, forming a molding compound layer. Multiple vias are formed in the molding compound layer to expose partial surfaces of the small substrate. Bumps are fabricated on the vias. A second temporary carrier is temporarily bonded to the bumps. The first release layer is debonded, exposing the bottom of the small substrate. RDL lines are fabricated on the exposed bottom of the small substrate. A passivation layer and pads are fabricated on the RDL lines. Then, the second temporary carrier is debonded, exposing the bumps. The remaining structure is cut to separate units containing a single small substrate or units containing multiple small substrates. The small substrate fabrication method proposed in this invention can effectively improve overall integration and reliability.
Need to check novelty before this filing date? Find Prior Art

Citation Information

Patent Citations

  • Wafer with two faces bonded synchronously and processing technology method and application thereof

    CN118824959A

  • Semiconductor Packaging Method, Semiconductor Assembly and Electronic Device Comprising Semiconductor Assembly

    US20220173005A1