Encryption device and system of blood purification equipment

By introducing a combined structure of power circuit, filter circuit, encryption chip and verification circuit into the blood purification device, the input data is encrypted at the hardware level, which solves the problem that encryption solutions are easily cracked in the prior art, and achieves high-security communication between devices.

CN223308617UActive Publication Date: 2025-09-05GUANGZHOU KONCEN BIOSCI
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202422124719.8
Authority / Receiving Office
CN · China
Patent Type
Utility models(China)
Current Assignee / Owner
Filing Date
2024-08-30
Publication Date
2025-09-05
Estimated Expiration
2034-08-30

AI Technical Summary

Technical Problem

The encryption scheme of existing blood purification equipment relies on existing algorithms and general serial port protocol definition methods, which are easily cracked, resulting in reduced communication security.

Method used

The combined structure of power circuit, filter circuit, encryption chip and verification circuit is adopted to encrypt the input data of the blood purification device at the hardware level, encrypt the public key of the encryption chip, and verify it by the verification circuit, and generate a target electrical signal and send it to the target end.

Benefits of technology

Improves communication security between blood purification devices and prevents data from being illegally accessed or tampered during transmission.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN223308617U_ABST
    Figure CN223308617U_ABST
Patent Text Reader

Abstract

The embodiment of the utility model discloses an encryption device and system of blood purification equipment, the device comprises a power supply circuit, a filter circuit, an encryption chip and a verification circuit, the filter circuit, the encryption chip and the verification circuit are respectively connected with the power supply circuit, the encryption chip is respectively connected with the filter circuit and the verification circuit, and after input data sent by the blood purification equipment is received, the verification circuit is connected with the encryption chip. The filtering circuit filters the data to be encrypted to obtain data to be encrypted and transmit the data to the encryption chip, the encryption chip encrypts the data to be encrypted by adopting a public key of an encryption algorithm to generate encrypted data, and the verification circuit verifies the encrypted data to generate a target electric signal and sends the target electric signal to a target end. Through the combined structure of the filter circuit, the encryption chip and the verification circuit, the input data of the blood purification equipment is encrypted on the hardware level, and the communication security between the blood purification equipment is effectively improved.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The utility model relates to the field of hardware encryption, in particular to an encryption device and system for blood purification equipment. Background Art

[0002] The main function of data encryption is to protect the security of information and prevent data from being illegally accessed, tampered with or leaked during storage or transmission.

[0003] Currently, most encryption methods used in control and communication in the blood purification field rely on independent software or hardware operations, using a point-to-point approach for control and modulation. For example, in serial communication, by defining the serial port protocol, adding a software algorithm on the sending end, and using the inverse decryption algorithm on the receiving end, communication security requirements can be met.

[0004] The above encryption methods usually use existing algorithms and general serial port protocol definition methods, and are operated and set up by personnel with R&D experience in embedded devices. However, for devices with multi-module communication and control requirements, such as medical equipment such as blood purification, the above solutions can be easily cracked by personnel with reverse engineering capabilities, resulting in reduced device communication security. Utility Model Content

[0005] The embodiment of the utility model discloses an encryption device and system for blood purification equipment, which solves the technical problem that the encryption scheme of the prior art relies on existing algorithms and general serial port protocol definition methods and is easily cracked, resulting in reduced device communication security.

[0006] The utility model provides an encryption device for a blood purification device, comprising a power supply circuit, a filter circuit, an encryption chip and a verification circuit;

[0007] The power supply circuit is respectively connected to the filtering circuit, the encryption chip and the verification circuit, and is used to provide power;

[0008] The encryption chip is connected to the filtering circuit and the verification circuit respectively;

[0009] The filtering circuit is used to filter the input data sent by the blood purification device to obtain data to be encrypted;

[0010] The encryption chip is used to encrypt the data to be encrypted using the public key of the encryption algorithm to generate encrypted data;

[0011] The verification circuit is used to verify the encrypted data, generate a target electrical signal and send it to the target end.

[0012] Optionally, a storage circuit is further included;

[0013] The power supply circuit is also connected to the storage circuit to supply power to the storage circuit;

[0014] The storage circuit is used to store the private key of the encryption algorithm.

[0015] Optionally, the storage circuit communicates with the encryption chip using an SPI interface.

[0016] Optionally, the storage circuit is an electrically erasable programmable read-only memory.

[0017] Optionally, the encryption algorithm is an AES symmetric encryption algorithm, a DES symmetric encryption algorithm, an ECC asymmetric encryption algorithm or an RSA asymmetric encryption algorithm.

[0018] Optionally, the encryption chip is a STM32F103C8T6 chip.

[0019] Optionally, the filtering circuit includes a switch drive circuit and a relay;

[0020] The switch driving circuit is used to determine whether the input data carries a unique identification code, and if not, drive the relay to disconnect;

[0021] The relay is in a normally closed state and is configured to be disconnected upon receiving a driving signal from the switch driving circuit.

[0022] Optionally, the verification circuit includes a motor drive circuit and a verification motor;

[0023] The motor driving circuit is used to drive the calibration motor;

[0024] The verification motor is used to generate a binary mask according to a preset angle offset; perform a bitwise AND operation on the binary mask and the encrypted data, and convert the result into a target electrical signal and send it to the target end.

[0025] Optionally, the model of the calibration motor is E6B2-CWZ6C.

[0026] The present utility model also provides an encryption system for a blood purification device, comprising an application module connected to each other and an encryption device for the blood purification device as described in any one of the above items;

[0027] The application module is used to call the protocol encapsulation interface to read the communication protocol corresponding to the blood purification device to encapsulate the original data and generate input data;

[0028] The encryption device of the blood purification device is used to encrypt the input data and send it to the target end.

[0029] It can be seen from the above technical solutions that the embodiments of the present invention have the following advantages:

[0030] The present invention provides an encryption device and system for a blood purification device, comprising a power supply circuit and a filtering circuit, an encryption chip, and a verification circuit respectively connected thereto, wherein the encryption chip is respectively connected to the filtering circuit and the verification circuit. After receiving input data sent by the blood purification device, the filtering circuit filters the data to be encrypted and transmits the data to the encryption chip. The encryption chip encrypts the data to be encrypted using the public key of the encryption algorithm to generate encrypted data. The encrypted data is verified by the verification circuit to generate a target electrical signal and transmit it to the target end. Thus, through the combined structure of the filtering circuit, the encryption chip, and the verification circuit, the input data of the blood purification device is encrypted at the hardware level, effectively improving the communication security between blood purification devices. BRIEF DESCRIPTION OF THE DRAWINGS

[0031] In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the following briefly introduces the drawings required for use in the embodiments or the description of the prior art. Obviously, the drawings described below are only some embodiments of the present invention. For ordinary technicians in this field, other drawings can be obtained based on these drawings without paying any creative work.

[0032] Figure 1 This is a structural block diagram of an encryption device for a blood purification device provided in an embodiment of the present utility model;

[0033] Figure 2 A circuit diagram of a power supply circuit provided in an embodiment of the present utility model;

[0034] Figure 3 A circuit diagram of a storage circuit provided in an embodiment of the present utility model;

[0035] Figure 4 This is a pin diagram of an encryption chip provided in an embodiment of the present utility model;

[0036] Figure 5 A circuit diagram of a switch drive circuit or a motor drive circuit provided in an embodiment of the present utility model;

[0037] Figure 6 This is a schematic diagram of a framework of an external communication module of an encryption device provided in an embodiment of the present utility model;

[0038] Figure 7 This is a structural block diagram of an encryption system for a blood purification device provided in an embodiment of the present utility model. DETAILED DESCRIPTION

[0039] The embodiment of the utility model discloses an encryption device and system for blood purification equipment, which is used to solve the technical problem that the encryption scheme in the prior art relies on existing algorithms and general serial port protocol definition methods and is easily cracked, resulting in reduced device communication security.

[0040] See also Figure 1 , Figure 1 This is a structural block diagram of an encryption device for a blood purification device provided in an embodiment of the present utility model.

[0041] The embodiment of the present utility model provides an encryption device for a blood purification device, comprising a power supply circuit 101, a filter circuit 102, an encryption chip 103 and a verification circuit 104;

[0042] The power supply circuit 101 is connected to the filtering circuit 102, the encryption chip 103 and the verification circuit 104 respectively, and is used to provide power;

[0043] The encryption chip 103 is connected to the filtering circuit 102 and the verification circuit 104 respectively;

[0044] The filtering circuit 102 is used to filter the input data sent by the blood purification device to obtain data to be encrypted;

[0045] The encryption chip 103 is used to encrypt the data to be encrypted using the public key of the encryption algorithm to generate encrypted data;

[0046] The verification circuit 104 is used to verify the encrypted data and generate a target electrical signal to send to the target end.

[0047] Blood purification equipment refers to an important tool used in the medical field to remove metabolic waste, excess water, and pathogenic substances from the body. It mainly includes blood purification machines, water treatment systems, and dialyzers. During the blood purification process, the equipment needs to collect and process a large amount of data in real time, such as the patient's vital signs (such as blood pressure and heart rate), treatment parameters (such as dialysate flow rate, blood pump flow rate), and equipment status (such as pump operation and sensor accuracy). This data is sent by constructing an ordered, direct data sequence with a starting point and an end point. The specific transmission method can be achieved through wired communication or wireless communication. At the same time, to ensure the accuracy and integrity of the data during transmission, a dedicated communication protocol can be used for encryption. Among them, the definition of the communication protocol is based on the CAN communication module and the canfestival protocol stack. When the protocol is formulated, the data converted from the specialized terminology in the blood purification field is embedded and used as the first layer of protocol encryption.

[0048] In this encryption device, the power supply circuit 101 is connected to the filter circuit 102, the encryption chip 103 and the verification circuit 104 respectively. The power supply circuit 101, which is independent of the overall hardware circuit, supplies power to each circuit and chip. The encryption chip 103 is connected to the filter circuit 102 and the verification circuit 104 respectively. Figure 2 In the power supply circuit 101 shown, OPT_MONITOR, OPT_CTRL and MCU_3V3 are respectively connected to the filtering circuit 102, the verification circuit 104 and the encryption chip 103, so that the single power supply circuit 101 can supply power to the three different circuits respectively.

[0049] In this embodiment, the input data sent from the blood purification device is received by the filtering circuit 102, and the input data is filtered by the relay included in the filtering circuit 102 to screen out the input data that does not comply with the protocol used by the blood purification device, and the data to be encrypted is obtained and transmitted to the encryption chip 103; the encryption chip 103 uses the public key of the built-in encryption algorithm to encrypt the data to be encrypted to generate encrypted data; finally, the encrypted data is verified by the verification circuit 104 using its internal verification motor. If the verification passes, the encrypted data is converted into a target electrical signal and sent to the target end.

[0050] It should be noted that the target end is equipped with a decryption device corresponding to the encryption device of the blood purification device. Its internal circuit structure is similar to that of the encryption device. It has a built-in decryption chip that matches the above-mentioned hardware encryption module and a built-in dedicated identification code formulated by the manufacturer. It is unique and only provides a decryption function to achieve hardware-level decryption. After the target end receives the target electrical signal, the target electrical signal is reversely converted into undecrypted sequence data through the verification circuit 104. The sequence data is verified by the verification motor in the verification circuit 104. If the verification passes, the sequence data is decrypted using the private key stored in the internal flash, thereby obtaining the decrypted plaintext and completing a data transmission. When the target end needs to reply data, it encrypts and transmits it in the above manner by calling the encryption device, thereby ensuring the communication security between the blood purification devices.

[0051] The public encryption key is published when the device is shipped, while the private key is stored in the internal Flash module. The communication protocol used by this blood purification device can be defined by the device manufacturer. Blood purification terminology is translated and packaged based on communication protocols such as serial ports and CAN, including specific usage scenarios. Hardware-level encryption is achieved by running encryption algorithms on built-in encryption and decryption chips, enabling one-way, irreversible encrypted transmission, filtering, and verification of communication data.

[0052] Optionally, the encryption algorithm is an AES symmetric encryption algorithm, a DES symmetric encryption algorithm, an ECC asymmetric encryption algorithm, or an RSA asymmetric encryption algorithm.

[0053] The Advanced Encryption Standard (AES) encryption algorithm is a symmetric encryption algorithm, meaning that the same key is used for encryption and decryption. It supports three key lengths: 128 bits, 192 bits, and 256 bits. Longer key lengths increase encryption strength. The encryption process is as follows: Key expansion is performed based on the AES key length to generate multiple round keys. Plaintext data is divided into 128-bit blocks (i.e., 16 bytes). The first plaintext block is XORed with the first round key. Multiple rounds of encryption are repeated, each consisting of four steps: Each byte is mapped to another byte using an S-Box for substitution. The rows of each 128-bit block are cyclically shifted left, with the first row remaining unchanged, the second row shifted left by 1 byte, the third row shifted left by 2 bytes, and the fourth row shifted left by 3 bytes. The columns of each 128-bit block are scrambled using a fixed matrix multiplication (note: column scrambling is not performed in the final round). Each 128-bit block is XORed with the next round key. All encrypted blocks are concatenated in sequence to form the final ciphertext.

[0054] The Data Encryption Standard (DES) algorithm is a symmetric key encryption algorithm that uses a fixed-length key (usually 64 bits, of which only 56 bits are used for encryption and the remaining 8 bits are used for parity checking) to encrypt fixed-length data blocks (64 bits).

[0055] ECC (Elliptic Curve Cryptography) is an asymmetric encryption algorithm based on the mathematical theory of elliptic curves. The ECC algorithm typically selects an elliptic curve Ep(a,b) and uses a point on the curve as the base point G. The private key d is a randomly selected integer, and the public key Q is obtained by multiplying the private key d by the base point G, i.e., Q=dG. During encryption, a random number r is selected, and the plaintext M is linked with rG and rQ through some method (such as a hash function) to generate the ciphertext C. During decryption, knowing the private key d allows the ciphertext C and the public key Q to recover the plaintext M.

[0056] The RSA asymmetric encryption algorithm uses a pair of asymmetric keys: a public key and a private key. The public key is public and used to encrypt information; the private key is kept secret and used to decrypt information. Choose two large prime numbers p and q; calculate n = p * q: n is used as the modulus, which is the modulus of the public and private keys; and calculate the Euler function. : The Euler function represents the number of positive integers less than n and relatively prime to n; select an integer e less than φ(n) such that : e is part of the public key; calculate the modular inverse d of e with respect to φ(n): d is part of the private key, satisfying e d ≡ 1 (mod φ(n)); the public key is (e,n), and the private key is (d,n). During the encryption phase, the plaintext m is converted to an integer (if m is not an integer, some form of encoding is required first). Using the public key (e,n) to encrypt m, the ciphertext c is obtained, calculated as In the decryption phase, the private key (d, n) is used to decrypt the ciphertext c to obtain the plaintext m. The calculation formula is .

[0057] like Figure 3 As shown, in one example of the present invention, the device further includes a storage circuit 105;

[0058] The power supply circuit 101 is also connected to the storage circuit 105 to supply power to the storage circuit 105;

[0059] The storage circuit 105 is used to store the private key of the encryption algorithm.

[0060] The storage circuit 105 communicates with the encryption chip 103 using an SPI interface.

[0061] In this embodiment, the power supply circuit 101 is connected to the storage circuit 105 to independently provide power to the storage circuit 105. When the encryption chip 103 executes the encryption algorithm to encrypt the data to be encrypted, the corresponding private key is stored in the storage circuit 105. To improve the efficiency and security of data exchange between the storage circuit 105 and the encryption chip 103, they can communicate via an SPI interface.

[0062] Furthermore, the Serial Peripheral Interface (SPI) is a high-speed, full-duplex, synchronous communication bus. It occupies only four pins (SCK, MOSI, MISO, and CS) on the chip. Compared to other communication interfaces (such as parallel interfaces), this significantly reduces pin usage. This not only conserves chip pin resources but also saves space on the PCB layout, making the hardware design more compact and simpler.

[0063] Optionally, the storage circuit 105 is an electrically erasable programmable read-only memory.

[0064] Electrically Erasable Programmable Read-Only Memory (EEPROM) is a non-volatile memory that is both programmable and erasable, allowing data to be rewritten multiple times electronically. Its memory cell consists of a floating gate structure, consisting of a gate, drain, and source. When an electric field is applied to the gate, the charge between the gate and drain changes, thereby changing the state of the memory cell. The programming process changes the state of the memory cell by applying a high voltage to the gate, while the erasing process restores the memory cell to its original state by applying a reverse voltage. The reading process determines the state of the memory cell by measuring the current between the drain and source.

[0065] Optionally, the encryption chip 103 is of the STM32F103C8T6 type.

[0066] In this embodiment, to balance encryption efficiency and power consumption, the specific model of the encryption chip 103 can be STM32F103C8T6 to encrypt the data to be encrypted. The STM32F103C8T6 is a 32-bit microcontroller (MCU) based on the ARM Cortex-M3 core, with 32-bit data processing capabilities, capable of providing high-speed and efficient computing performance. The operating frequency of the MCU can reach 72MHz, which can meet the processing speed requirements of most embedded applications. At the same time, it adopts advanced low-power design, including multiple low-power modes and optimized power management functions, which helps to extend battery life and reduce system power consumption. Its specific pin structure can be seen in Figure 4 By using this type of encryption chip 103, the circuit design and internal pin configuration and flash encryption and decryption operations in this embodiment can be combined to implement service-level hardware encryption.

[0067] In one example of the present invention, the filter circuit 102 includes a switch drive circuit and a relay;

[0068] The switch driving circuit is used to determine whether the input data carries a unique identification code, and if not, drives the relay to disconnect;

[0069] The relay is in a normally closed state and is configured to be disconnected upon receiving a drive signal from a switch drive circuit.

[0070] In this embodiment, the specific circuit structures of the switch driving circuit and the motor driving circuit are similar, such as Figure 5As shown. Since the input data is usually input in the form of a data stream, the data stream is usually an ordered byte data sequence with a starting point and an end point, and the blood purification equipment needs to communicate with each other through a dedicated communication protocol. Therefore, after receiving the input data sent by the blood purification equipment, the switch drive circuit can determine whether the input data carries a unique identification code corresponding to the dedicated communication protocol. If it does, it indicates that the data stream can pass. If it does not carry the unique identification code, a drive signal is sent to the relay. The relay disconnects upon receiving the drive signal, interrupting the input of the data stream until the switch drive circuit detects the unique identification code. At this time, the relay can be closed to continue receiving the data stream, thereby indirectly realizing the filtering of the input data.

[0071] In a specific implementation, after receiving input data, the encryption device converts the input data into an analog voltage signal using a DAC module. An analog comparator compares the converted voltage signal with a preset threshold value. When the voltage signal meets a specific condition (e.g., greater than or less than the threshold), a control signal is generated. The control signal generated by the comparator is connected to the control terminal of a relay. When the control signal is high, the relay closes; when it is low, the relay opens, thereby filtering out input data that meets the conditions. The filtered input data is then converted into byte data using an ADC module and transmitted to the encryption chip 103 for encryption processing.

[0072] In one example of the present invention, the verification circuit 104 includes a motor drive circuit and a verification motor;

[0073] A motor drive circuit, used for driving a calibration motor;

[0074] The calibration motor is used to generate a binary mask according to a preset angle offset; perform a bitwise AND operation on the binary mask and the encrypted data, and convert the result into a target electrical signal and send it to the target end.

[0075] In this embodiment, the specific circuit structure of the motor drive circuit is as follows: Figure 5 As shown, it obtains the corresponding electrical energy from the power supply circuit 101. After receiving the encrypted data output by the encryption chip 103, it drives the verification motor in the form of a level pulse signal to perform a verification process on the encrypted data. After receiving the driving signal, the verification motor generates a binary mask according to a preset angular offset. The length of the binary mask is the same as the length of the encrypted data. After performing a bitwise AND operation on the two, each bit of the encrypted data is compared with the corresponding bit in the mask. If both are 1, the result bit is 1; otherwise, it is 0. Finally, the result of the bitwise AND operation is converted into the target electrical signal for output.

[0076] The binary mask generated by the angle offset can be set according to certain specific bits in the encrypted data to check whether the encrypted data is a specific value, whether the result contains a specific bit pattern, or whether some bits of the result are all 0 or 1. For example, some bits are set to 1 (indicating that these bits are of interest) and other bits are set to 0 (indicating that these bits are not of interest). After performing a bitwise AND operation, the corresponding bits of the two numbers are compared bit by bit. If both bits are 1, the result bit is 1; otherwise, it is 0.

[0077] Among them, the model of the calibration motor is E6B2-CWZ6C.

[0078] In this embodiment, E6B2-CWZ6C is a photoelectric incremental rotary encoder, which generally adopts a photoelectric incremental working principle and converts mechanical quantities such as angular displacement and angular velocity of the output shaft into corresponding electrical pulse signals through photoelectric conversion.

[0079] In addition, different filtering, verification or secondary encryption functions can be achieved by changing the type of verification motor connected to the motor drive circuit.

[0080] In one example of the present invention, the device may further include or be connected to an external communication module 106;

[0081] The communication module 106 is connected to the verification circuit 104 and is used to send a target electrical signal to a target end.

[0082] In this embodiment, after the verification circuit 104 completes the verification of the encrypted data and converts it into a target electrical signal, the target electrical signal is sent to the target end through the communication module 106 .

[0083] Among them, the communication module 106 is a CAN communication module, that is, a Controller Area Network communication module, through which electrical signals are transmitted between blood purification devices or between modules inside the device, so that the modules can be started and stopped more quickly and accurately.

[0084] like Figure 6 As shown, Figure 6 A schematic diagram of a framework of an external communication module 106 of an encryption device in an embodiment of the present utility model is shown.

[0085] In this embodiment, the encryption device includes a built-in power supply circuit 101, which provides power to the filtering circuit 102, verification circuit 104, encryption chip 103, and storage circuit 105 (internal flash). After receiving input data from the blood purification device's application layer, the encryption device converts the input data into a digital signal through filtering circuit 102, filters it, and then inputs it into the encryption chip 103. The encryption chip 103 then encrypts the data using the public key corresponding to the private key stored in the internal flash memory, generating encrypted data that is then transmitted to the verification circuit 104. After verification or re-encryption of the encrypted data by the verification circuit 104, hardware-level encryption is completed and the data is converted into a target electrical signal, which is then output to the CAN communication module and then transmitted to the target end via the CAN communication module.

[0086] The target end may be another blood purification device or another module in the blood purification device. The corresponding input data may also come from the blood purification device or any module in the blood purification device.

[0087] Furthermore, the protocol definition is based on the CAN communication module and the Canfestival protocol stack. Data converted from specialized terminology in the blood purification field is embedded during protocol development, serving as the first layer of protocol encryption. Software encryption algorithms utilize algorithms such as AES, DES, and RSA for data encryption. The public key is released upon device shipment, and the private key is stored in an internal Flash module. Blood purification-specific communication protocols are defined by device manufacturers, using serial port and CAN communication protocols to convert and package blood purification terminology, including specific usage scenarios. Common software algorithms include symmetric encryption algorithms such as AES and DES, and asymmetric encryption algorithms such as RSA and ECC. The hardware encryption module is a hardware circuit designed by the device manufacturer. It implements hardware-level encryption through built-in encryption and decryption chips, performing one-way, irreversible encrypted transmission, filtering, and verification of communication data. The hardware decryption module is also a hardware circuit designed by the device manufacturer. It includes a built-in decryption chip that matches the hardware encryption module and a unique, manufacturer-defined identification code. It provides only decryption functionality, achieving hardware-level decryption.

[0088] The present invention provides an encryption device for a blood purification device, comprising a power supply circuit and a filtering circuit, an encryption chip, and a verification circuit respectively connected thereto, wherein the encryption chip is respectively connected to the filtering circuit and the verification circuit. After receiving input data sent by the blood purification device, the filtering circuit filters the data to be encrypted and transmits the data to the encryption chip. The encryption chip encrypts the data to be encrypted using the public key of the encryption algorithm to generate encrypted data. The encrypted data is verified by the verification circuit to generate a target electrical signal and transmit it to the target end. Thus, through the combined structure of the filtering circuit, the encryption chip, and the verification circuit, the input data of the blood purification device is encrypted at the hardware level, effectively improving the communication security between blood purification devices.

[0089] See also Figure 7 , Figure 7 The following is a structural block diagram of an encryption system for a blood purification device in an embodiment of the present utility model.

[0090] The embodiment of the present utility model further provides an encryption system for a blood purification device, comprising an application module connected to each other and an encryption device for the blood purification device of any embodiment of the present utility model;

[0091] The application module is used to call the protocol encapsulation interface to read the communication protocol corresponding to the blood purification device to encapsulate the original data and generate input data;

[0092] The encryption device of the blood purification equipment is used to encrypt the input data and send it to the target end.

[0093] The application module refers to the module structure that is set up in the blood purification equipment to perform different functions, such as the blood pressure measurement module, blood volume monitoring module BVM, blood temperature detection module BTM and other sensor units, or the power monitoring unit and control unit that provide basic functions for the blood purification equipment.

[0094] In actual application, device manufacturers encapsulate specialized communication protocols for the blood purification field (such as filter phrase identifiers with specialized terminology). The application module accesses the defined communication protocol through the protocol encapsulation interface to complete the data stream preparation at the sending end. The data stream is processed by the hardware encryption module, forming the data sending end, and the encrypted data is sent, making it impossible to obtain or parse through conventional means. When multiple modules are connected and communicating, the receiving end with matching decryption module hardware first perceives the data stream. If the data stream fails to pass verification after multiple attempts, the decryption module can control the power management module to cut off the circuit through instructions, thereby preventing data cracking. After the data stream passes the verification at the receiving end, it is matched to the corresponding dedicated protocol parsing interface through the built-in algorithm. The data is initially parsed according to the symmetric or asymmetric encryption algorithm and verified through the hardware circuit. If it matches, the data stream can enter the application-level data filtering and processing, thus realizing the communication process of hardware-level decryption.

[0095] Correspondingly, after receiving the target electrical signal at the target end, it is decrypted by the verification circuit and decryption chip, and then transmitted to the protocol analysis interface for protocol analysis, obtaining plaintext data for use by another application module. At the same time, the target end can encrypt the input data sent by the application module through another encryption device. That is, after receiving the input data sent by the application module, it is encrypted in sequence through the filtering circuit, encryption chip and verification circuit before being sent to another target end.

[0096] Finally, it should be noted that, in this document, relational terms such as first and second, etc., are used only to distinguish one entity or operation from another entity or operation, and do not necessarily require or imply any actual relationship or order between these entities or operations. Moreover, the terms "comprises," "comprising," or any other variations thereof are intended to cover non-exclusive inclusion, such that a process, method, article, or device comprising a series of elements includes not only those elements, but also other elements not explicitly listed, or elements inherent to such process, method, article, or device. In the absence of further limitations, an element defined by the phrase "comprising a ..." does not exclude the presence of additional identical elements in the process, method, article, or device comprising the element.

[0097] The various embodiments in this specification are described in a progressive manner, and each embodiment focuses on the differences from other embodiments. The various embodiments can be combined as needed, and the same or similar parts can be referenced to each other.

[0098] The above description of the disclosed embodiments will enable one skilled in the art to implement or use the present invention. Various modifications to these embodiments will be readily apparent to one skilled in the art, and the general principles defined herein may be implemented in other embodiments without departing from the spirit or scope of the present invention. Therefore, the present invention is not limited to the embodiments shown herein but is intended to conform to the widest scope consistent with the principles and novel features disclosed herein.

Claims

1. An encryption device for a blood purification device, characterized in that: Including power supply circuit, filtering circuit, encryption chip and verification circuit; The power supply circuit is respectively connected to the filtering circuit, the encryption chip and the verification circuit, and is used to provide power; The encryption chip is connected to the filtering circuit and the verification circuit respectively; The filtering circuit is used to filter the input data sent by the blood purification device to obtain data to be encrypted; The encryption chip is used to encrypt the data to be encrypted using the public key of the encryption algorithm to generate encrypted data; The verification circuit is used to verify the encrypted data, generate a target electrical signal and send it to the target end.

2. The device according to claim 1, characterized in that Also included is a storage circuit; The power supply circuit is also connected to the storage circuit to supply power to the storage circuit; The storage circuit is used to store the private key of the encryption algorithm.

3. The device according to claim 2, characterized in that The storage circuit communicates with the encryption chip using an SPI interface.

4. The device according to claim 2 or 3, characterized in that The storage circuit is an electrically erasable programmable read-only memory.

5. The device according to claim 1, characterized in that The encryption algorithm is an AES symmetric encryption algorithm, a DES symmetric encryption algorithm, an ECC asymmetric encryption algorithm or an RSA asymmetric encryption algorithm.

6. The device according to claim 1, characterized in that The model of the encryption chip is STM32F103C8T6.

7. The device according to claim 1, characterized in that The filtering circuit includes a switch drive circuit and a relay; The switch driving circuit is used to determine whether the input data carries a unique identification code, and if not, drive the relay to disconnect; The relay is in a normally closed state and is configured to be disconnected upon receiving a driving signal from the switch driving circuit.

8. The device according to claim 1, characterized in that The verification circuit includes a motor drive circuit and a verification motor; The motor driving circuit is used to drive the calibration motor; The calibration motor is used to generate a binary mask according to a preset angle offset; A bitwise AND operation is performed on the binary mask and the encrypted data, and the resultant data is converted into a target electrical signal and sent to the target end.

9. The device according to claim 8, characterized in that The model of the calibration motor is E6B2-CWZ6C.

10. An encryption system for a blood purification device, characterized in that: comprising an application module and an encryption device of a blood purification device according to any one of claims 1 to 9 that are connected to each other; The application module is used to call the protocol encapsulation interface to read the communication protocol corresponding to the blood purification device to encapsulate the original data and generate input data; The encryption device of the blood purification device is used to encrypt the input data and send it to the target end.