Pin multiplexing circuit, integrated chip and electronic equipment
By using a pin multiplexing circuit to switch between analog power supply voltage and general signals, the problem of large number of pins and large package area in integrated chips is solved, thereby improving the accuracy of analog signals and the flexibility and stability of the circuit.
Patent Information
- Application Number
- CN202520078568.9
- Authority / Receiving Office
- CN · China
- Patent Type
- Utility models(China)
- Current Assignee / Owner
- Filing Date
- 2025-01-13
- Publication Date
- 2025-12-26
- Estimated Expiration
- 2035-01-13
AI Technical Summary
In existing integrated chips that combine analog and digital circuits, the power supplies for analog and digital circuits need to be separated into different pins, resulting in a large number of pins and a large package area.
A pin multiplexing circuit is used to switch between analog power supply voltage and general signals by multiplexing pins. The controller controls the state switching of analog circuit switch group and main power supply circuit switch group, reducing the number of pins and ensuring the accuracy of analog signals.
It reduces the number of pins on the integrated chip, lowers the package area, improves the accuracy of analog signals, enhances the flexibility and stability of the circuit, and reduces interference from noise signals.
Smart Images

Figure CN223729731U_ABST
Abstract
Description
TECHNICAL FIELD
[0001] The present application relates to the technical field of electronic circuit, in particular to a pin multiplexing circuit, an integrated chip and an electronic device. BACKGROUND
[0002] In the prior art, the integrated chip of mixed analog circuit and digital circuit is powered by the main power supply, and the power supply of the analog circuit and the power supply of the digital circuit are usually separated by different pins to avoid the interference of the main power supply and the ground on the analog circuit. However, the integrated chip has a large number of pins and a large packaging area. CONTENT
[0003] The embodiments of the present application provide a pin multiplexing circuit, an integrated chip and an electronic device.
[0004] The pin multiplexing circuit of the embodiments of the present application comprises a multiplexing pin, an analog circuit switch group, an analog circuit, a main power supply circuit switch group and a controller. The multiplexing pin is used for inputting an analog power supply voltage or inputting and outputting a general signal. In the case of inputting an analog power supply voltage by the multiplexing pin, the controller controls the analog circuit switch group to be closed and the main power supply circuit switch group to be disconnected, and the analog power supply voltage is input through the multiplexing pin to supply power to the analog circuit. In the case of inputting and outputting a general signal by the multiplexing pin, the controller controls the analog circuit switch group to be disconnected and the main power supply circuit switch group to be closed, and the input and output of the general signal are performed through the multiplexing pin.
[0005] In some embodiments, the pin multiplexing circuit comprises a main power supply pin used for inputting a main power supply voltage. In the case of supplying power to the analog circuit by the pin multiplexing circuit through the main power supply pin, the controller controls the analog circuit switch group to be disconnected and the main power supply circuit switch group to be closed.
[0006] In some embodiments, the pin multiplexing circuit comprises a main power supply protection circuit connected to the main power supply pin to supply power to the controller.
[0007] In some embodiments, the pin multiplexing circuit comprises an inverter.
[0008] In some embodiments, the pin multiplexing circuit comprises a delay component.
[0009] In some embodiments, the pin multiplexing circuit comprises an analog power supply protection circuit.
[0010] In some embodiments, the multiplexed pin includes a first multiplexed pin and a second multiplexed pin, the first multiplexed pin or the second multiplexed pin can be used alone in the case that the multiplexed pin is used to input and output general signals.
[0011] In some embodiments, the analog circuit switch group includes an analog power supply switch and an analog ground switch, and the main power supply circuit switch group includes a main power supply switch and a main power supply ground switch.
[0012] The integrated chip of the embodiments of the present application includes the pin multiplexing circuit described in any of the above.
[0013] The electronic device of the embodiments of the present application includes a housing and the integrated chip described above, and the integrated chip is arranged on the housing.
[0014] The pin multiplexing circuit, the integrated chip and the electronic device of the embodiments of the present application can input analog power supply voltage or input and output general signals by using the multiplexed pin, so that the pins of the integrated chip are reduced, and the chip and packaging area are reduced. At the same time, inputting analog power supply voltage by using the multiplexed pin can ensure the accuracy of the analog signal.
[0015] Additional aspects and advantages of the present application will be in part apparent and in part pointed out hereinafter. BRIEF DESCRIPTION OF DRAWINGS
[0016] The above and / or additional aspects and advantages of the present application will become apparent and be readily appreciated from the following description, taken in conjunction with the accompanying drawings, in which:
[0017] Figure 1 is a circuit schematic diagram of the pin multiplexing circuit of some embodiments of the present application. DETAILED DESCRIPTION
[0018] The embodiments of the present application are described in detail below, examples of which are shown in the accompanying drawings, in which the same or similar reference numerals refer to the same or similar elements or elements having the same or similar functions throughout. The embodiments described below by referring to the accompanying drawings are exemplary and are intended to explain the present application, and cannot be understood as a limitation of the present application.
[0019] Please refer to Figure 1The pin multiplexing circuit 100 of the embodiments of the present application comprises a multiplexing pin 10, an analog circuit switch group 20, an analog circuit 30, a main power supply circuit switch group 40 and a controller 50. The multiplexing pin 10 is used for inputting an analog power supply voltage or inputting and outputting a general signal. In the case of inputting an analog power supply voltage through the multiplexing pin 10, the controller 50 controls the analog circuit switch group 20 to be closed and the main power supply circuit switch group 40 to be opened, and the analog power supply voltage is input through the multiplexing pin 10 to supply power to the analog circuit 30. In the case of inputting and outputting a general signal through the multiplexing pin 10, the controller 50 controls the analog circuit switch group 20 to be opened and the main power supply circuit switch group 40 to be closed, and the inputting and outputting of the general signal is realized through the multiplexing pin 10.
[0020] The present application also discloses an integrated chip, which comprises the pin multiplexing circuit 100.
[0021] The pin multiplexing circuit 100 and the integrated chip of the embodiments of the present application can input an analog power supply voltage or input and output a general signal through the multiplexing pin 10, thereby reducing the pins of the integrated chip and reducing the chip and packaging area. Meanwhile, inputting an analog power supply voltage through the multiplexing pin 10 can ensure the accuracy of the analog signal.
[0022] Specifically, the pin multiplexing circuit 100 comprises the multiplexing pin 10, which can be configured to input an analog power supply voltage or as an input and output port of a general signal according to different application scenarios. When the multiplexing pin 10 is set to an input analog power supply voltage mode, the controller 50 detects this setting and issues a control to close the analog circuit switch group 20 while keeping the main power supply circuit switch group 40 in an open state, so that the externally provided analog power supply voltage can be directly transmitted to the analog circuit 30 through the multiplexing pin 10 to supply power to it. When the multiplexing pin 10 is set to an input and output general signal mode, the controller 50 detects this setting and issues a control to open the analog circuit switch group 20 while keeping the main power supply circuit switch group 40 in a closed state, to ensure that the input general signal or the output general signal can be input or output through the multiplexing pin 10. Using the pin multiplexing circuit 100 can reduce the number of pins required by the integrated chip, effectively reducing the chip and packaging area, which is crucial for improving the integration, reducing the production cost and realizing miniaturized design. Inputting an analog power supply voltage through the multiplexing pin 10 can not only simplify the circuit design, but also reduce the interference of noise signals from the main power supply voltage, improve the accuracy of collecting analog signals, and thus improve the accuracy of the integrated chip. The controller 50 can switch the working states of the analog circuit switch group 20 and the main power supply circuit switch group 40 according to the functional requirements of the multiplexing pin 10, so that the pin multiplexing circuit 100 is flexible and efficient, and has stability and reliability.
[0023] Referring to Figure 1 The pin multiplexing circuit 100 of the embodiment of the present application comprises a main power pin 60 for inputting a main power voltage. In the case that the pin multiplexing circuit 100 supplies power to the analog circuit 30 through the main power pin 60, the controller 50 controls the analog circuit switch group 20 to be open and the main power circuit switch group 40 to be closed.
[0024] Specifically, the main power pin 60 can be used to input the main power voltage. When the precision requirement of the collected analog signal is not very high, the main power pin 60 can be used to input the main power voltage to supply power to the analog circuit 30. The controller 50 controls the analog circuit switch group 20 to be open and keeps the main power circuit switch group 40 to be closed. In this way, the main power voltage can be directly transmitted to the analog circuit 30 through the main power pin 60. The main power voltage can also supply power to the controller 50, so as to ensure that the controller 50 can control the working state of the analog circuit switch group 20 and the main power circuit switch group 40. The pin multiplexing circuit 100 of the embodiment of the present application not only simplifies the circuit design, reduces the number of pins and the packaging area, but also ensures the quality of the collected analog signal, the flexibility and compatibility of the circuit by selecting the power supply path purposefully.
[0025] Referring to Figure 1 The pin multiplexing circuit 100 of the embodiment of the present application comprises a main power protection circuit 72 connected to the main power pin 60 to supply power to the controller 50.
[0026] Specifically, the pin multiplexing circuit 100 comprises a main power protection circuit 72, which can be an electrostatic discharge protection circuit, also known as an ESD protection circuit (Electrostatic Discharge, ESD). The electrostatic discharge protection circuit is connected to the main power pin 60, aiming to provide a safe discharge path when the main power voltage input is abnormal, and can quickly respond to and absorb electrostatic energy to avoid abnormal electrostatic discharge into the internal circuit of the integrated chip. This effectively avoids permanent damage caused by electrostatic discharge, improves the durability and reliability of the integrated chip, and ensures that the integrated chip can still operate stably when facing sudden voltage fluctuations or electrostatic shocks.
[0027] Referring to Figure 1 The pin multiplexing circuit 100 of the embodiment of the present application comprises an inverter 80.
[0028] Specifically, the pin multiplexing circuit 100 comprises an inverter 80, an input end of the inverter 80 being connected to the controller 50, and an output end of the inverter 80 being connected to the main power circuit switch group 40. The inverter 80 can perform logical inversion on the control signal sent by the controller 50, and transmit the inverted control signal to the main power circuit switch group 40, so as to ensure that the operations of the analog circuit switch group 20 and the main power circuit switch group 40 are in reverse states. That is to say, when the controller 50 sends a control signal presetting the analog switch to be in a closed state, the control signal is logically inverted by the inverter 80 before being transmitted to the main power circuit switch group 40, and the actual effect is that the analog circuit switch group 20 remains in a closed state, while the main power circuit switch group 40 is in an open state. Conversely, when the controller 50 sends a control signal presetting the analog switch to be in an open state, the control signal is logically inverted by the inverter 80 before being transmitted to the main power circuit switch group 40, and the actual effect is that the analog circuit switch group 20 remains in an open state, while the main power circuit switch group 40 is in a closed state. In this way, the use of the inverter 80 can simplify the control logic and ensure that the operations of the analog circuit switch group 20 and the main power circuit switch group 40 are in reverse states.
[0029] Referring to Figure 1 The pin multiplexing circuit 100 of the embodiments of the present application comprises a delay component 90.
[0030] Specifically, the delay component 90 can reduce the interference of voltage fluctuation in the moment when the analog circuit switch group 20 and the main power circuit switch group 40 are switched. An input end of the delay component 90 is connected to the controller 50, and an output end of the delay component 90 is connected to the main power circuit switch group 40. In some embodiments, the pin multiplexing circuit 100 comprises an inverter 80, an input end of the inverter 80 being connected to the controller 50, an output end of the inverter 80 being connected to the delay component 90, and an output end of the delay component 90 being connected to the main power circuit switch group 40. When the state of the main power circuit switch group 40 is switched, the delay component 90 will add a short delay time, and the delay time of the delay component 90 can be 1-3 nanoseconds (ns), which is not limited here. In one embodiment, the pin multiplexing circuit 100 is powered by the main power supply voltage input through the main power supply pin 60, the controller 50 enters the working state and sends a control signal, first controls the analog circuit switch group 20 to be closed, and then makes the main power circuit switch group 40 be delayed for 3 nanoseconds before being opened through the delay component 90. In this way, the internal circuit impact caused by the switching of the analog circuit switch group 20 and the main power circuit switch group 40 can be reduced, and the risk of transient interference can be reduced. The delay component 90 can effectively smooth the switching action of the analog circuit switch group 20 and the main power circuit switch group 40, and protect the internal circuit from the influence of transient current spikes.
[0031] Referring to Figure 1The pin multiplexing circuit 100 of the embodiment of the present application comprises an analog power supply protection circuit 74.
[0032] Specifically, the analog power supply protection circuit 74 can comprise an electrostatic discharge protection resistor, a PMOS-ESD tube and an NMOS-ESD tube. The input end of the analog power supply protection circuit 74 is connected to the multiplexing pin 10, and the output end of the analog power supply protection circuit 74 is connected to the analog circuit switch group 20. Since the analog circuit switch group 20 is directly connected to the multiplexing pin 10, the analog power supply protection circuit 74 is needed to be used to increase the resistance value, so that a large current can pass through the PMOS-ESD tube and the NMOS-ESD tube, and the characteristics of the PMOS-ESD tube and the NMOS-ESD tube flow to the outside of the integrated chip, which can effectively prevent the analog circuit switch group 20 from being damaged.
[0033] Referring to Figure 1 The multiplexing pin 10 of the embodiment of the present application comprises a first multiplexing pin 11 and a second multiplexing pin 12. In the case that the multiplexing pin 10 is used for inputting and outputting general signals, the first multiplexing pin 11 or the second multiplexing pin 12 can be used alone.
[0034] Specifically, in different application scenarios, the multiplexing pin 10 can be flexibly configured to be used for inputting and outputting general signals or inputting analog power supply voltage. When used for inputting and outputting general signals, the first multiplexing pin 11 or the second multiplexing pin 12 can be used alone, so as to provide independent signal channels and meet different communication requirements. For example, the first multiplexing pin 11 can be used for data input, and the second multiplexing pin 12 can be used for data output, or one of the first multiplexing pin 11 or the second multiplexing pin 12 can be used for communication with other devices, and the other one can remain in an unused state. In the case of inputting analog power supply voltage, the first multiplexing pin 11 and the second multiplexing pin 12 are used at the same time, so as to ensure sufficient current carrying capacity and stable power supply, thereby improving the reliability of power supply and reducing the current load on a single pin, reducing the risk of heat and potential damage. In this way, the function of the multiplexing pin 10 can be flexibly configured according to different application scenarios, which not only improves the utilization rate and flexibility, but also ensures the accuracy of the signal and the reliability of the integrated chip, and simplifies the circuit design.
[0035] Referring to Figure 1 The analog circuit switch group 20 of the embodiment of the present application comprises an analog power supply switch 21 and an analog ground switch 22, and the main power supply circuit switch group 40 comprises a main power supply switch 41 and a main power supply ground switch 42.
[0036] Specifically, when the multiplexing pin 10 is used to input an analog power voltage, the controller 50 controls the analog power switch 21 to be closed, so that the analog power voltage is supplied to the analog circuit 30 through the multiplexing pin 10. At the same time, the analog ground switch 22 is also closed, so as to ensure that the analog circuit 30 has a stable grounding path. When the multiplexing pin 10 is used to input and output a general signal, the controller 50 controls the analog power switch 21 and the analog ground switch 22 to be opened, and the main power switch 41 and the main power ground switch 42 are closed. The cooperation of the analog power switch 21 and the analog ground switch 22 and the main power switch 41 and the main power ground switch 42 further enhances the stability and safety of the pin multiplexing circuit 100.
[0037] The electronic device includes a housing and an integrated chip, and the integrated chip is arranged on the housing.
[0038] The electronic device of the embodiment of the present application includes an integrated chip, and the integrated chip includes a pin multiplexing circuit 100, which can input an analog power voltage or input and output a general signal by using a multiplexing pin 10, thereby reducing the pins of the integrated chip and reducing the chip and packaging area. At the same time, the use of the multiplexing pin 10 to input the analog power voltage can ensure the accuracy of the analog signal.
[0039] The electronic device of the embodiment of the present application can be a terminal device configured with an integrated chip. For example, the electronic device can include a smart phone, a smart watch, a tablet computer or other terminal devices, which are not limited herein. In an embodiment, the electronic device can be a child smart toy, which includes a housing and an integrated chip, and the integrated chip is installed in the housing.
[0040] In the present specification, the illustrative description of the above-mentioned terms does not necessarily refer to the same embodiment or example. In addition, a person skilled in the art can combine and combine different embodiments or examples described in the present specification and the features of different embodiments or examples without contradiction.
[0041] In addition, the term "connection" should be understood broadly, for example, it can include fixed connection, or detachable connection, or integral connection; it can include direct connection, or indirect connection through intermediate medium, or internal communication of two elements. For a person skilled in the art, the specific meaning of the above-mentioned terms in the present application can be understood according to the specific circumstances.
[0042] In addition, the terms "first", "second", etc. are used herein only to describe different instances, and do not imply or suggest relative importance or a number of the indicated technical features. Thus, the features defined with "first", "second" can include at least one of the features explicitly or implicitly. In the description of the present application, the meaning of "a plurality of" is at least two, for example, two, three, etc., unless otherwise explicitly and specifically limited.
[0043] In the description of the present application, the description referring to the terms "one embodiment", "some embodiments", "exemplary embodiment", "example", "specific example" or "some examples" etc. means that the specific features, structures, materials or characteristics described in connection with the described embodiment or example are included in at least one embodiment or example of the present application. In the present application, the exemplary description of the above terms does not necessarily refer to the same embodiment or example. Moreover, the described specific features, structures, materials or characteristics can be combined in any one or more embodiments or examples in a suitable manner.
[0044] Any process or method descriptions or descriptions of the flow diagrams in the present application can be understood as representing code modules, segments or portions of code which include one or more executable instructions for performing specific logic functions or steps in the process, and the preferred embodiments of the present application include additional implementations in which the order of steps can be changed, additional or alternative steps can be performed, and some steps can be performed in parallel or with partial concurrence, as will be appreciated by those skilled in the art. The description of a process or method is understood as representing an abstraction related to one or more portions of code, and the preferred embodiments of the present application include additional implementations in which the order of steps can be changed, additional or alternative steps can be performed, and some steps can be performed in parallel or with partial concurrence, as will be appreciated by those skilled in the art.
[0045] Although the embodiments of the present application have been shown and described above, it is understood that the above-described embodiments are exemplary, and cannot be construed as limiting the present application, and those skilled in the art can make changes, modifications, replacements and variations to the above-described embodiments within the scope of the present application.
Claims
1. A pin multiplexing circuit, characterized by, The pin multiplexing circuit comprises a multiplexing pin, an analog circuit switch group, an analog circuit, a main power supply circuit switch group and a controller, the multiplexing pin is used for inputting an analog power supply voltage or inputting and outputting a general signal, in the case of inputting the analog power supply voltage by the multiplexing pin, the controller controls the analog circuit switch group to be closed and the main power supply circuit switch group to be disconnected, and the analog power supply voltage is inputted through the multiplexing pin to supply power for the analog circuit; in the case of inputting and outputting the general signal by the multiplexing pin, the controller controls the analog circuit switch group to be disconnected and the main power supply circuit switch group to be closed, and the inputting and outputting of the general signal is performed through the multiplexing pin.
2. The pin multiplexing circuit of claim 1, wherein, The pin multiplexing circuit comprises a main power supply pin, the main power supply pin is used for inputting a main power supply voltage, in the case of supplying power for the analog circuit by the pin multiplexing circuit through the main power supply pin, the controller controls the analog circuit switch group to be disconnected and the main power supply circuit switch group to be closed.
3. The pin multiplexing circuit of claim 2, wherein, The pin multiplexing circuit comprises a main power supply protection circuit, the main power supply protection circuit is connected with the main power supply pin to supply power for the controller.
4. The pin multiplexing circuit of claim 3, wherein, The pin multiplexing circuit comprises an inverter.
5. The pin multiplexing circuit of claim 4, wherein, The pin multiplexing circuit comprises a delay component.
6. The pin multiplexing circuit of claim 1, wherein, The pin multiplexing circuit comprises an analog power supply protection circuit.
7. The pin multiplexing circuit of claim 1, wherein, The multiplexing pin comprises a first multiplexing pin and a second multiplexing pin, in the case of inputting and outputting the general signal by the multiplexing pin, the first multiplexing pin or the second multiplexing pin can be used alone.
8. The pin multiplexing circuit of claim 1, wherein, The analog circuit switch group comprises an analog power supply switch and an analog ground switch, and the main power supply circuit switch group comprises a main power supply switch and a main power supply ground switch.
9. An integrated chip, characterized by The integrated chip comprises the pin multiplexing circuit according to any one of claims 1-8.
10. An electronic device, comprising: The electronic device comprises a shell and the integrated chip according to claim 9, and the integrated chip is arranged on the shell.