Voltage regulation device and DCDC power supply

By adjusting the output voltage of the DC-DC chip through processing units and filtering circuits, the problem of increased material costs caused by the need to modify resistors in traditional DC-DC power supplies is solved, and efficient voltage regulation is achieved.

CN223758185UActive Publication Date: 2026-01-02FIBOCOM TECHNOLOGY CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202520250983.8
Authority / Receiving Office
CN · China
Patent Type
Utility models(China)
Current Assignee / Owner
Filing Date
2025-02-17
Publication Date
2026-01-02
Estimated Expiration
2035-02-17

AI Technical Summary

Technical Problem

Traditional DC-DC power supplies require modification of the resistors in the voltage divider circuit when adjusting the output voltage, which increases material costs and makes them inconvenient to use.

Method used

By introducing a processing unit and a filtering circuit, and utilizing the amplitude and duty cycle relationship between the PWM signal and the filtered signal, combined with the feedback mechanism of the voltage divider circuit, the output voltage of the DC-DC chip can be adjusted, avoiding changes to the resistance in the voltage divider circuit.

Benefits of technology

This invention enables adjustment of the DC-DC power supply output voltage without changing the voltage divider circuit resistance, thereby reducing material costs and improving voltage regulation efficiency.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN223758185U_ABST
    Figure CN223758185U_ABST
Patent Text Reader

Abstract

The embodiment of the utility model provides a voltage regulation device and a DCDC power supply. The voltage regulation device comprises a DCDC chip, a processing unit, a filter circuit and a voltage division circuit, the processing unit receives the voltage regulation signal and outputs a PWM signal to the filter circuit according to the voltage regulation signal; the duty ratio of the PWM signal is negatively correlated with the amplitude of the voltage regulation signal; the filter circuit filters the PWM signal and outputs a filtered signal to a feedback port of the DCDC chip; the voltage division circuit divides the first voltage output by the DCDC chip to obtain a second voltage, and feeds back the second voltage to a feedback port of the DCDC chip; and the DCDC chip adjusts the voltage output by the output port of the DCDC chip according to the amplitude of the filtering signal and the second voltage.
Need to check novelty before this filing date? Find Prior Art

Description

TECHNICAL FIELD

[0001] The present application relates to the electrical technical field, in particular to a voltage regulating device and a DCDC power supply. BACKGROUND

[0002] With the development of electrical technology, the DCDC power supply is mainly used for power supply. The traditional DCDC power supply includes a DCDC chip and a voltage dividing circuit. The voltage divided by the voltage dividing circuit is stable, which can ensure that the DCDC power supply outputs stable voltage. If the voltage output by the DCDC power supply is to be changed, the resistance in the voltage dividing circuit needs to be changed, so as to change the voltage divided by the voltage dividing circuit, and then change the voltage output by the DCDC power supply. However, this method needs to modify the materials in the DCDC power supply, which is inconvenient to use and will bring additional material cost.

[0003] Therefore, there is an urgent need for a device that can adjust the voltage output by the DCDC power supply, so that the voltage output by the DCDC power supply can be changed without changing the materials in the DCDC power supply. CONTENT OF THE INVENTION

[0004] The embodiment of the present application provides a voltage regulating device and a DCDC power supply, which can reduce the cost of voltage regulation.

[0005] The first aspect of the embodiment of the present application provides a voltage regulating device, which comprises:

[0006] a DCDC chip, a processing unit, a filter circuit and a voltage dividing circuit, a first output port of the processing unit is connected with an input port of the filter circuit, an output port of the filter circuit is connected with a feedback port of the DCDC chip, a first end of the voltage dividing circuit is connected with an output port of the DCDC chip, a voltage dividing end of the voltage dividing circuit is connected with the feedback port of the DCDC chip, and a second end of the voltage dividing circuit is grounded;

[0007] The processing unit receives a voltage regulating signal and outputs a PWM signal to the filter circuit according to the voltage regulating signal; the duty cycle of the PWM signal is negatively related to the amplitude of the voltage regulating signal;

[0008] The filter circuit filters the PWM signal and outputs a filtered signal to the feedback port of the DCDC chip; the amplitude of the filtered signal is positively related to the duty cycle of the PWM signal; and the cutoff frequency of the filter circuit is less than the frequency of the PWM signal;

[0009] The voltage dividing circuit divides a first voltage output by an output port of the DCDC chip to obtain a second voltage, and feeds back the second voltage to a feedback port of the DCDC chip.

[0010] The DCDC chip adjusts a voltage output by the output port of the DCDC chip according to the amplitude of the filtered signal and the second voltage, and the voltage output by the output port of the DCDC chip is negatively correlated with the second voltage, and the feedback voltage is determined based on the amplitude of the filtered signal and the second voltage.

[0011] Optionally, the voltage dividing circuit comprises a first resistor and a second resistor, a first end of the first resistor is connected with the output port of the DCDC chip, a second end of the first resistor is connected with the feedback port of the DCDC chip and a first end of the second resistor, and a second end of the second resistor is grounded.

[0012] Optionally, the voltage regulating device further comprises a display unit, a second output port of the processing unit is connected with an input port of the display unit.

[0013] The display unit is configured to display the amplitude of the voltage regulating signal.

[0014] Optionally, the voltage regulating device further comprises a detection resistor and a sampling unit.

[0015] The output port of the DCDC chip is connected with a first end of the detection resistor, a second end of the detection resistor is connected with a first end of a load, and a second end of the load is grounded.

[0016] The sampling unit is configured to sample a first sampling voltage between the two ends of the detection resistor.

[0017] The processing unit is configured to determine a first current according to the first sampling voltage and a resistance value of the detection resistor.

[0018] Optionally, the voltage regulating device further comprises an amplification unit, a detection resistor and a sampling unit.

[0019] The output port of the DCDC chip is connected with a first end of the detection resistor, a second end of the detection resistor is connected with a first end of a load, and a second end of the load is grounded.

[0020] The sampling unit is configured to sample a first sampling voltage between the two ends of the detection resistor.

[0021] The amplification unit is configured to amplify the voltage between the two ends of the detection resistor collected by the sampling unit, so that the first sampling voltage collected by the sampling unit is amplified to a second sampling voltage.

[0022] The processing unit is configured to determine a first current according to the second sampling voltage and the resistance of the detection resistor.

[0023] Optionally, the display unit is further configured to display the first current.

[0024] Optionally, the filter circuit is an RC low-pass filter.

[0025] Optionally, the voltage regulating device further comprises a regulating unit, an output port of the regulating unit being connected with a second input port of the processing unit.

[0026] The processing unit receives the voltage regulating signal generated by the regulating unit.

[0027] Optionally, the regulating unit comprises a knob and / or a computer.

[0028] A second aspect of the embodiments of the present application provides a DCDC power supply, which comprises the voltage regulating device according to any one of claims 1-9 and an external power supply module; the external power supply module is connected with an input port of the DCDC chip.

[0029] The processing unit receives the voltage regulating signal generated by the regulating unit, and outputs a PWM signal to the filter circuit according to the voltage regulating signal; the duty cycle of the PWM signal is negatively related to the amplitude of the voltage regulating signal.

[0030] The filter circuit filters the PWM signal and outputs a filtered signal to the feedback port of the DCDC chip; the amplitude of the filtered signal is positively related to the duty cycle of the PWM signal; the cutoff frequency of the filter circuit is less than the frequency of the PWM signal.

[0031] The external power supply module transmits an input voltage through the input port of the DCDC chip, so that the DCDC chip adjusts the input voltage and outputs a first voltage from the output port of the DCDC chip.

[0032] The voltage dividing circuit divides the first voltage output by the output port of the DCDC chip to obtain a second voltage, and feeds back the second voltage to the feedback port of the DCDC chip.

[0033] The DCDC chip adjusts the voltage output by the output port of the DCDC chip according to the amplitude of the filtered signal and the second voltage; the voltage output by the output port of the DCDC chip is negatively related to a feedback voltage, which is determined based on the amplitude of the filtered signal and the second voltage.

[0034] The sampling unit is configured to sample a first sampling voltage between the two ends of the detection resistor.

[0035] The amplification unit is configured to amplify the voltage across the detection resistor collected by the sampling unit, so that the first sampling voltage collected by the sampling unit is amplified to a second sampling voltage;

[0036] The processing unit is configured to determine a first current according to the second sampling voltage and the resistance of the detection resistor;

[0037] The display unit displays the amplitude of the voltage adjustment signal output by the second output port of the processing unit and the first current.

[0038] In the embodiment of the application, the voltage adjustment device receives a voltage adjustment signal by the processing unit, and outputs a PWM signal to the filter circuit according to the voltage adjustment signal. The filter circuit outputs a filter signal according to the PWM signal. The amplitude of the filter signal is positively correlated with the duty cycle of the PWM signal, and the duty cycle of the PWM signal is negatively correlated with the amplitude of the voltage adjustment signal. The voltage adjustment signal is determined according to the required voltage. Therefore, the greater the required voltage, the higher the amplitude of the voltage adjustment signal, the lower the duty cycle of the PWM signal, and the lower the amplitude of the filter signal. Conversely, the smaller the required voltage, the lower the amplitude of the voltage adjustment signal, the greater the duty cycle of the PWM signal, and the greater the amplitude of the filter signal. The voltage dividing circuit obtains a second voltage from the first voltage output by the output port of the DCDC chip, and feeds back the second voltage to the feedback port of the DCDC chip. The DCDC chip adjusts the voltage output by the output port according to the amplitude of the filter signal received by the feedback port and the second voltage. The voltage output by the output port is negatively correlated with the feedback voltage, wherein the feedback voltage is determined according to the amplitude of the filter signal and the second voltage. Through the above steps, the voltage adjustment device adjusts the voltage output by the DCDC chip without changing the resistance in the voltage dividing circuit, reduces the material cost caused by modifying the resistance, and improves the efficiency of voltage adjustment. BRIEF DESCRIPTION OF DRAWINGS

[0039] In order to more clearly illustrate the technical solutions of the embodiments of the present application or the prior art, the drawings needed in the embodiments or prior art description will be briefly introduced below. Obviously, the drawings in the following description are only some embodiments of the present application, and those skilled in the art can also obtain other drawings according to these drawings without creative labor.

[0040] Figure 1 is a structural schematic diagram of a conventional voltage adjustment device provided by an embodiment of the present application;

[0041] Figure 2 is a structural schematic diagram of a voltage adjustment device provided by an embodiment of the present application;

[0042] Figure 3 is a structural schematic diagram of another voltage regulating device provided by an embodiment of the present application.

[0043] Figure 4 is a structural schematic diagram of a DCDC power supply provided by an embodiment of the present application. DETAILED DESCRIPTION

[0044] The technical solutions in the embodiments of the present application will be clearly and completely described with reference to the drawings in the embodiments of the present application. Obviously, the described embodiments are only part of the embodiments of the present application, rather than all the embodiments of the present application. Based on the embodiments in the present application, all other embodiments obtained by a person of ordinary skill in the art without creative work fall within the protection scope of the present application.

[0045] The terms "first", "second", and the like in the specification of the present application, the claims, and the above drawings are used to distinguish different objects, rather than to describe a specific sequence. In addition, the terms "include" and "have" and any variations thereof are intended to cover non-exclusive inclusion. For example, a process, method, system, product, or device including a series of steps or units is not limited to the listed steps or units, but can optionally include steps or units not listed, or can optionally include other steps or units inherent to the process, method, product, or device.

[0046] In the present application, "embodiment" means that the specific features, structures, or characteristics described in conjunction with the embodiment can be included in at least one embodiment of the present application. The phrase appears at various places in the specification does not necessarily refer to the same embodiment, nor is it independent or alternative to other embodiments. It is explicitly and implicitly understood by those skilled in the art that the embodiments described in the present application can be combined with other embodiments.

[0047] Please refer to Figure 1 , Figure 1 is a structural schematic diagram of a conventional voltage regulating device provided by an embodiment of the present application. The conventional voltage regulating device includes a DCDC chip and a voltage dividing circuit, wherein the voltage dividing circuit includes a resistor R1 and a resistor R2. An output port of the DCDC chip is connected to one end of the resistor R1, the other end of the resistor R1 is respectively connected to a feedback port of the DCDC chip and one end of the resistor R2, and the other end of the resistor R2 is grounded.

[0048] The DCDC chip is used for outputting a voltage, the voltage output by the DCDC chip is divided by the voltage dividing circuit to obtain a feedback voltage used for feeding back the size of the voltage output by the DCDC chip, and the feedback voltage is fed back to a feedback interface of the DCDC chip. After receiving the feedback voltage, the DCDC chip compares the feedback voltage with a reference voltage, wherein the reference voltage is a voltage used for judging the size of the feedback voltage. In the case that the feedback voltage is the same as the reference voltage, the voltage output by the DCDC chip is a first preset voltage, wherein the first preset voltage is a preset output voltage of the DCDC chip. In the case that the feedback voltage is higher than the reference voltage, the voltage output by the DCDC chip is higher than the first preset voltage, so the DCDC chip needs to reduce the output voltage, so that the feedback voltage is the same as the reference voltage, and then the voltage output by the DCDC chip is the first preset voltage. In the case that the feedback voltage is lower than the reference voltage, the voltage output by the DCDC chip is lower than the first preset voltage, so the DCDC chip needs to increase the output voltage, so that the feedback voltage is the same as the reference voltage, and then the voltage output by the DCDC chip is the first preset voltage. By changing the resistance R1 and / or the resistance R2 in the voltage dividing circuit, the preset output voltage of the DCDC chip can be adjusted. Specifically, in the case that the voltage output by the DCDC chip is the first preset voltage, increasing the resistance value of the resistance R2 can increase the voltage divided by the resistance R2, and then increase the feedback voltage used for feeding back the size of the voltage output by the DCDC chip. The feedback voltage is higher than the reference voltage, so the DCDC chip needs to reduce the output voltage, so that the voltage output by the DCDC chip is less than the first preset voltage. The conventional voltage regulating device needs to modify the resistance in the voltage dividing circuit in the voltage regulating device when facing different voltage use requirements, which is inconvenient to use and will bring additional material cost.

[0049] Please refer to Figure 2 , Figure 2 is a structural schematic diagram of a voltage regulating device provided by the embodiment of the application. The device comprises a DCDC chip 10, a processing unit 20, a filtering circuit 30, and a voltage dividing circuit 40. The DCDC chip 10 comprises an output port 11 and a feedback port 12. The processing unit 20 comprises a first output port 21. The filtering circuit 30 comprises an input port 31 and an output port 32. The voltage dividing circuit 40 comprises a first end 41, a second end 42, and a voltage dividing end 43.

[0050] The first output port 21 of the processing unit 20 is connected with the input port 31 of the filtering circuit 30. The output port 32 of the filtering circuit 30 is connected with the feedback port 12 of the DCDC chip 10 and the voltage dividing end 43 of the voltage dividing circuit 40 respectively. The output port 11 of the DCDC chip 10 is connected with the first end 41 of the voltage dividing circuit 40. The second end 42 of the voltage dividing circuit 40 is grounded.

[0051] The processing unit 20 is configured to receive the voltage adjustment signal, and output a PWM signal to the input port 31 of the filter circuit 30 according to the voltage adjustment signal, wherein the amplitude of the voltage adjustment signal represents the size of the required voltage, and the higher the amplitude of the voltage adjustment signal, the greater the required voltage, and the lower the amplitude of the voltage adjustment signal, the smaller the required voltage. The duty cycle of the PWM signal is negatively correlated with the amplitude of the voltage adjustment signal, that is, the greater the required voltage, the higher the amplitude of the voltage adjustment signal, and the smaller the duty cycle of the PWM signal, and the smaller the required voltage, the lower the amplitude of the voltage adjustment signal, and the greater the duty cycle of the PWM signal.

[0052] The filter circuit 30 is configured to filter the PWM signal, and since the frequency of the PWM signal is higher than the cutoff frequency of the filter circuit 30, the filter circuit 30 will attenuate the amplitude of the PWM signal, and the attenuated signal is a filtered signal, and the filter circuit 30 outputs the filtered signal to the feedback port 12 of the DCDC chip 10.

[0053] The voltage dividing circuit 40 is configured to divide the first voltage output by the output port 11 of the DCDC chip 10 to obtain a second voltage, and output the second voltage to the feedback port 12 of the DCDC chip 10.

[0054] The DCDC chip 10 adjusts the voltage output by the output port 11 according to the amplitude of the filtered signal and the second voltage received by the feedback port 12, specifically, determines a feedback voltage according to the amplitude of the filtered signal and the second voltage, and adjusts the voltage output by the output port 11 according to the feedback voltage, and the voltage output by the output port 11 is negatively correlated with the feedback voltage, wherein the feedback voltage is between the second voltage and the amplitude of the filtered signal, and in the case that the second voltage is the same as the amplitude of the filtered signal, the feedback voltage is the same as the second voltage, and in the case that the amplitude of the filtered signal is unchanged, the feedback voltage is positively correlated with the second voltage, and in the case that the second voltage is unchanged, the feedback voltage is positively correlated with the amplitude of the filtered signal.

[0055] For example, in the case that the second voltage is unchanged and there is a voltage demand greater than the first voltage, the processing unit 20 outputs a PWM signal with a smaller duty cycle to the filter circuit 30 according to the voltage adjustment signal with a higher amplitude, and the amplitude of the filtered signal output by the filter circuit 30 is lower, and the feedback voltage determined according to the filtered signal and the second voltage is reduced, and the DCDC chip 10 increases the voltage output by the output port 11 according to the feedback voltage.

[0056] For example, when the second voltage is constant and there is a voltage demand less than the first voltage, the processing unit 20 outputs a PWM signal with a large duty cycle to the filter circuit 30 according to the voltage adjustment signal with a low amplitude, the amplitude of the filter signal output by the filter circuit 30 is large, the feedback voltage determined according to the filter signal and the second voltage is increased, and the DCDC chip 10 reduces the voltage output by the output port 11 according to the feedback voltage.

[0057] In the embodiment, the voltage adjustment device receives the voltage adjustment signal by the processing unit 20 and outputs the PWM signal to the filter circuit according to the voltage adjustment signal, the filter circuit outputs the filter signal according to the PWM signal, the amplitude of the filter signal is positively correlated with the duty cycle of the PWM signal, the duty cycle of the PWM signal is negatively correlated with the amplitude of the voltage adjustment signal, the voltage adjustment signal is determined according to the size of the required voltage, so the larger the required voltage, the higher the amplitude of the voltage adjustment signal, the lower the duty cycle of the PWM signal, and the lower the amplitude of the filter signal. On the contrary, the smaller the required voltage, the lower the amplitude of the voltage adjustment signal, the larger the duty cycle of the PWM signal, and the larger the amplitude of the filter signal. The voltage dividing circuit 40 obtains the second voltage by dividing the first voltage output by the output port 11 of the DCDC chip 10 and feeds back the second voltage to the feedback port 12 of the DCDC chip 10. The DCDC chip 10 adjusts the voltage output by the output port 11 according to the amplitude of the filter signal received by the feedback port 12 and the second voltage, and the voltage output by the output port 11 is negatively correlated with the feedback voltage, wherein the feedback voltage is determined according to the amplitude of the filter signal and the second voltage. Through the above steps, the voltage adjustment device adjusts the voltage output by the DCDC chip 10 without changing the resistance in the voltage dividing circuit 40, reduces the material cost caused by modifying the resistance, and improves the efficiency of voltage adjustment.

[0058] Please refer to Figure 3 , Figure 3is a structural schematic diagram of another voltage regulating device provided by the embodiment of the present application. The device comprises a DCDC chip 10, a processing unit 20, a filter circuit 30, a voltage dividing circuit 40, a regulating unit 50, a detection resistor R3, a sampling unit 60, an amplifying unit 70, and a display unit 80. The DCDC chip 10 comprises an output port 11 and a feedback port 12. The processing unit 20 comprises a first output port 21, a second output port 22, a first input port 23, and a second input port 24. The filter circuit 30 comprises an input port 31 and an output port 32. The voltage dividing circuit 40 comprises a resistor R4 and a resistor R5, wherein a first end of the resistor R4 is a first end 41, a second end of the resistor R5 is a second end 42, and a second end of the resistor R4 is a voltage dividing end 43. The regulating unit 50 comprises an output port 51. The sampling unit 60 comprises a first input port 61, a second input port 62, and an output port 63. The amplifying unit 70 comprises a first input port 71, a second input port 72, a first output port 73, and a second output port 74. The display unit 80 comprises an input port 81.

[0059] The output port 51 of the regulating unit 50 is connected with the second input port 24 of the processing unit 20. The first output port 21 of the processing unit 20 is connected with the input port 31 of the filter circuit 30. The second output port 22 is connected with the input port 81 of the display unit 80. The first input port 23 is connected with the output port 63 of the sampling unit 60. The output port 32 of the filter circuit 30 is connected with the feedback port 12 of the DCDC chip 10 and the voltage dividing end 43 of the voltage dividing circuit 40, respectively. The output port 11 of the DCDC chip 10 is connected with one end of the resistor R3 and the first end 41 of the voltage dividing circuit 40, respectively. The second end 42 of the voltage dividing circuit 40 is grounded. The other end of the resistor R3 is connected with a first end of a load. A second end of the load is grounded. The first input port 71 of the amplifying unit 70 is connected with one end of the resistor R3. The second input port 72 is connected with the other end of the resistor R3. The first output port 73 is connected with the first input port 61 of the sampling unit 60. The second output port 74 is connected with the second input port 62.

[0060] The regulating unit 50 is configured to generate a voltage regulating signal. Optionally, the regulating unit 50 comprises a knob and / or a computer. In the case that the regulating unit 50 is a knob, the knob is rotated to generate the voltage regulating signal.

[0061] The resistor R3 is configured to divide voltage in a path between the output port 11 of the DCDC chip 10 and the load, so that the sampling unit 60 can collect voltage across the resistor R3, and determine a first sampling voltage divided by the resistor R3 according to a difference between the voltage across the resistor R3.

[0062] The sampling unit 60 is configured to sample the voltage across the resistance R3 and transmit to the processing unit 20, so that the processing unit 20 can determine the current through the resistance R3 according to the voltage transmitted by the sampling unit 60 and the resistance value of the resistance R3.

[0063] The amplification unit 70 is configured to amplify the voltage across the resistance R3, so as to prevent the voltage across the resistance R3 from being too low to be sampled by the sampling unit 60. By transmitting the amplified voltage across the resistance R3 to the sampling unit 60, the sampling unit can determine the second sampling voltage according to the amplified voltage across the resistance R3.

[0064] The display unit 80 is configured to display the amplitude of the voltage adjustment signal and the first current determined by the processing unit 20 according to the second sampling voltage and the resistance value of the resistance R3.

[0065] Optionally, the filter circuit 30 is an RC low-pass filter.

[0066] In the embodiment, the voltage adjustment device can reduce the material cost caused by modifying the resistance, improve the efficiency of voltage adjustment, and display the amplitude of the voltage adjustment signal through the display unit 80, that is, display the size of the adjusted voltage and the size of the current output by the DCDC chip 10 to the load.

[0067] Please refer to Figure 4 , Figure 4 is a structural schematic diagram of a DCDC power supply provided by the embodiment, which comprises a voltage adjustment device and an external power supply module 90. The voltage adjustment device comprises a DCDC chip 10, a processing unit 20, a filter circuit 30, a voltage dividing circuit 40, an adjustment unit 50, a detection resistance R3, a sampling unit 60, an amplification unit 70, and a display unit 80. The DCDC chip 10 comprises an output port 11, a feedback port 12, and an input port 13. The processing unit 20 comprises a first output port 21, a second output port 22, a first input port 23, and a second input port 24. The filter circuit 30 comprises an input port 31 and an output port 32. The voltage dividing circuit 40 comprises a resistance R4 and a resistance R5, wherein the first end of the resistance R4 is a first end 41, the second end of the resistance R5 is a second end 42, and the second end of the resistance R4 is a voltage dividing end 43. The adjustment unit 50 comprises an output port 51. The sampling unit 60 comprises a first input port 61, a second input port 62, and an output port 63. The amplification unit 70 comprises a first input port 71, a second input port 72, a first output port 73, and a second output port 74. The display unit 80 comprises an input port 81.

[0068] The output port 51 of the adjusting unit 50 is connected with the second input port 24 of the processing unit 20, the first output port 21 of the processing unit 20 is connected with the input port 31 of the filtering circuit 30, the second output port 22 is connected with the input port 81 of the display unit 80, the first input port 23 is connected with the output port 63 of the sampling unit 60, the output port 32 of the filtering circuit 30 is connected with the feedback port 12 of the DCDC chip 10 and the voltage dividing port 43 of the voltage dividing circuit 40 respectively, the output port 11 of the DCDC chip 10 is connected with one end of the resistor R3 and the first port 41 of the voltage dividing circuit 40 respectively, the input port 13 of the DCDC chip 10 is connected with the external power supply module 90, the second port 42 of the voltage dividing circuit 40 is grounded, the other end of the resistor R3 is connected with the first end of the load, the second end of the load is grounded, the first input port 71 of the amplifying unit 70 is connected with one end of the resistor R3, the second input port 72 is connected with the other end of the resistor R3, the first output port 73 is connected with the first input port 61 of the sampling unit 60, and the second output port 74 is connected with the second input port 62.

[0069] The external power supply module 90 is used for providing an input voltage for the input of the DCDC chip 10, so that the DCDC chip 10 adjusts the input voltage and outputs a first voltage from the output port 11.

[0070] In the embodiment of the present application, the DCDC power supply adjusts the input voltage transmitted from the external power supply module 90 to the DCDC chip 10 by using the voltage adjusting device, so as to output the required voltage size without changing the resistance in the DCDC power supply, thereby reducing the material cost of the voltage adjusted and output by the DCDC power supply and improving the efficiency of the voltage adjustment.

[0071] In the above embodiment, the description of each embodiment has its own emphasis, and the part not described in detail in a certain embodiment can be referred to the related description of other embodiments. In the several embodiments provided in the present application, it should be understood that the disclosed device can be implemented by other means. For example, the device embodiment described above is only schematic.

[0072] The above has carried on the detailed introduction to the embodiment of the present application, the principle and implementation mode of the present application are described by applying specific examples in this paper, and the above embodiment is only used to help understanding the method and core idea of the present application; at the same time, for the general technical personnel in the art, according to the idea of the present application, the specific implementation mode and application range will be changed, and the above description should not be understood as the limitation of the present application.

Claims

1. A voltage regulating device, characterized by, The voltage regulating device comprises: a DCDC chip, a processing unit, a filter circuit, and a voltage dividing circuit, a first output port of the processing unit is connected with an input port of the filter circuit, an output port of the filter circuit is connected with a feedback port of the DCDC chip, a first end of the voltage dividing circuit is connected with an output port of the DCDC chip, a voltage dividing end of the voltage dividing circuit is connected with the feedback port of the DCDC chip, and a second end of the voltage dividing circuit is grounded; the processing unit receives a voltage regulating signal and outputs a PWM signal to the filter circuit according to the voltage regulating signal; a duty cycle of the PWM signal is negatively related to an amplitude of the voltage regulating signal; the filter circuit filters the PWM signal and outputs a filtered signal to the feedback port of the DCDC chip; an amplitude of the filtered signal is positively related to the duty cycle of the PWM signal; a cutoff frequency of the filter circuit is less than a frequency of the PWM signal; the voltage dividing circuit divides a first voltage output by the output port of the DCDC chip to obtain a second voltage and feeds back the second voltage to the feedback port of the DCDC chip; the DCDC chip adjusts a voltage output by the output port of the DCDC chip according to the amplitude of the filtered signal and the second voltage; the voltage output by the output port of the DCDC chip is negatively related to the feedback voltage which is determined based on the amplitude of the filtered signal and the second voltage.

2. The voltage regulating device of claim 1, wherein, the voltage dividing circuit comprises a first resistor and a second resistor, a first end of the first resistor is connected with the output port of the DCDC chip, a second end of the first resistor is connected with the feedback port of the DCDC chip and a first end of the second resistor, and a second end of the second resistor is grounded.

3. The voltage regulating device of claim 1, wherein, The voltage regulating device further comprises a display unit, a second output port of the processing unit is connected with an input port of the display unit. The display unit is configured to display the amplitude of the voltage regulating signal.

4. The voltage regulating device of claim 3, wherein, The voltage regulating device further comprises a detection resistor and a sampling unit. The output port of the DCDC chip is connected with a first end of the detection resistor, a second end of the detection resistor is connected with a first end of a load, and a second end of the load is grounded. The sampling unit is configured to sample a first sampling voltage between the two ends of the detection resistor. The processing unit is configured to determine a first current according to the first sampling voltage and a resistance of the detection resistor.

5. The voltage regulating device of claim 3, wherein, The voltage regulating device further comprises an amplification unit, a detection resistor, and a sampling unit. The output port of the DCDC chip is connected with a first end of the detection resistor, a second end of the detection resistor is connected with a first end of a load, and a second end of the load is grounded. The sampling unit is configured to sample a first sampling voltage between the two ends of the detection resistor. The amplification unit is configured to amplify the voltage between the two ends of the detection resistor collected by the sampling unit, so that the first sampling voltage collected by the sampling unit is amplified to a second sampling voltage. The processing unit is configured to determine a first current according to the second sampling voltage and a resistance of the detection resistor.

6. The voltage regulating device according to claim 4 or 5, characterized in that The display unit is further configured to display the first current.

7. The voltage regulating device according to any of claims 1-5, characterized in that, The filter circuit is an RC low-pass filter.

8. The voltage regulating device according to any of claims 1-5, characterized in that, The voltage regulating device further comprises a regulating unit, an output port of the regulating unit being connected with a second input port of the processing unit; The processing unit receives the voltage regulating signal generated by the regulating unit.

9. The voltage regulating device of claim 8, wherein, The regulating unit comprises a knob and / or a computer.

10. A DCDC power supply, characterized by, The DCDC power supply comprises the voltage regulating device and an external power supply module according to any one of claims 1-9, the external power supply module being connected with an input port of the DCDC chip; The processing unit receives the voltage regulating signal generated by the regulating unit, and outputs a PWM signal to the filter circuit according to the voltage regulating signal, the duty cycle of the PWM signal being negatively related to the amplitude of the voltage regulating signal; The filter circuit filters the PWM signal and outputs a filtered signal to the feedback port of the DCDC chip, the amplitude of the filtered signal being positively related to the duty cycle of the PWM signal, and the cutoff frequency of the filter circuit being less than the frequency of the PWM signal; The external power supply module transmits an input voltage through the input port of the DCDC chip, so that the DCDC chip adjusts the input voltage and outputs a first voltage from the output port of the DCDC chip; The voltage dividing circuit divides the first voltage output from the output port of the DCDC chip to obtain a second voltage, and feeds back the second voltage to the feedback port of the DCDC chip; The DCDC chip adjusts the voltage output from the output port of the DCDC chip according to the amplitude of the filtered signal and the second voltage, the voltage output from the output port of the DCDC chip being negatively related to the feedback voltage, the feedback voltage being determined based on the amplitude of the filtered signal and the second voltage; The sampling unit is configured to sample a first sampling voltage across the detection resistor; The amplification unit is configured to amplify the voltage across the detection resistor collected by the sampling unit, so that the first sampling voltage collected by the sampling unit is amplified to a second sampling voltage; The processing unit is configured to determine the first current according to the second sampling voltage and the resistance of the detection resistor; The display unit displays the amplitude of the voltage regulating signal output from the second output port of the processing unit and the first current.