Display equipment switching control circuit

By introducing a bridging chip into the embedded system, the problems of display data conflict and interface incompatibility between multiple main control system chips sharing the display device are solved. This enables the flexibility and scalability of the display switching control function, reduces hardware costs, and improves the display smoothness and compatibility of the display device.

CN223926902UActive Publication Date: 2026-02-17LUXSHARE PRECISION TECH(NANJING) CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202520605609.5
Authority / Receiving Office
CN · China
Patent Type
Utility models(China)
Current Assignee / Owner
Filing Date
2025-04-01
Publication Date
2026-02-17
Estimated Expiration
2035-04-01

AI Technical Summary

Technical Problem

In embedded systems, when multiple main control system chips share a single display device, problems such as display data conflicts and interface incompatibility arise. Existing solutions have poor flexibility in display switching control functions and are difficult to expand.

Method used

By introducing a bridging chip, multiple main control system chips can share a single display device through a priority control module, an interface conversion module, a timing management module, and a data caching module. The bridging chip undertakes the display switching control function and supports flexible expansion of the main control system chips.

Benefits of technology

It improves the flexibility of display switching control, reduces hardware costs, and enhances the display smoothness and system compatibility of display devices.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN223926902U_ABST
    Figure CN223926902U_ABST
Patent Text Reader

Abstract

The utility model discloses a display equipment switching control circuit, which comprises a bridging chip, a main control chip and at least one slave chip, the main control chip is respectively and electrically connected with each slave chip, the main control chip and each slave chip are respectively and electrically connected with the bridging chip, and the bridging chip is electrically connected with display equipment; the bridge chip is used for switching chips connected to the display device, the bridge chip comprises a priority control module, an interface conversion module, a time sequence management module and a data caching module, the interface conversion module is used for converting a display interface connected to the display device, and the time sequence management module is used for managing the priority control module. The display interface comprises a first display interface on the master control chip and a second display interface on the slave chip. According to the switching control circuit of the display device, the bridging chip electrically connected with the master control system chips is introduced, the bridging chip is used for carrying out the switching control function, the problem that the multiple master control system chips share one display device is solved from the hardware level, and the flexibility of the switching control function is improved.
Need to check novelty before this filing date? Find Prior Art

Description

TECHNICAL FIELD

[0001] The utility model relates to embedded system and display technical field especially, relates to a display device switching control circuit. BACKGROUND

[0002] In some complex embedded systems, usually need multiple master system chips to work cooperatively, and each master system chip has respective business display requirement. In order to reduce cost, reduce the volume and complexity of product, multiple master system chips often need to share a display device. In order to solve the display data conflict, master system chip interface and display device interface incompatible and other problems faced by sharing a display device, the existing scheme usually relies on a single master system chip to execute all display switching control functions, resulting in poor flexibility of display switching control function and difficult to expand. SUMMARY

[0003] The utility model provides a kind of display device switching control circuit, by introducing a bridge chip electrically connected with each master system chip respectively, using the bridge chip to undertake display switching control function, solve the problem of multiple master system chips sharing a display device from hardware level;While master system chip can be flexibly expanded according to business requirement, improve the flexibility of display switching control function.

[0004] The utility model provides a kind of display device switching control circuit, which includes: bridge chip, master chip and at least one slave chip, master chip is electrically connected with each slave chip respectively, master chip and each slave chip are electrically connected with bridge chip respectively, and bridge chip is electrically connected with display device;Bridge chip is used to switch the chip accessed to display device, and bridge chip includes: priority control module, interface conversion module, timing management module and data cache module, interface conversion module is used to convert the display interface accessed to display device, and display interface includes first display interface on master chip and second display interface on slave chip.

[0005] In an embodiment, the master chip includes: a first preset communication interface, a display control signal generation unit, and a control instruction interface. The first preset communication interface is electrically connected with the slave chip. The first preset communication interface is electrically connected with the display control signal generation unit. The control instruction interface is electrically connected with the display control signal generation unit. The control instruction interface is also electrically connected with the priority control module. The first preset communication interface sends the second request signal sent by each slave chip to the display control signal generation unit. The display control signal generation unit is used to generate corresponding display control signals according to the first request signal and / or the second request signal. The first request signal is triggered and generated by the master chip based on business display requirement. The control instruction interface sends the display control signal to the priority control module.

[0006] In an embodiment, each slave chip comprises: a second preset communication interface, which is electrically connected with the first preset communication interface, and transmits a second request signal to the first preset communication interface; the second request signal is triggered and generated by the slave chip based on the service display demand.

[0007] In an embodiment, the interface conversion module comprises: a plurality of input type interfaces, an interface type conversion circuit, and a plurality of output type interfaces, the plurality of input type interfaces being electrically connected with the interface type conversion circuit, and the plurality of output type interfaces being electrically connected with the interface type conversion circuit; the plurality of input type interfaces comprise a first input type interface matching the display type of the first display interface, and comprise a second input type interface matching the display type of the second display interface, the first input type interface being electrically connected with the first display interface, and the second input type interface being electrically connected with the second display interface; the plurality of output type interfaces comprise a first output type interface matching the third display interface of the display device, and the first output type interface is electrically connected with the third display interface.

[0008] In an embodiment, the interface type conversion circuit is configured to read corresponding target to-be-displayed data in the data buffer module according to the received switching signal, and convert the target to-be-displayed data into first display output data matching the type of the first output type interface.

[0009] In an embodiment, the first display interface transmits to-be-displayed data corresponding to the master chip to the data buffer module, and the second display interface transmits to-be-displayed data corresponding to each slave chip to the data buffer module.

[0010] In an embodiment, the priority control module comprises: a display control signal receiving unit, a priority sorting unit, and a switching signal output unit, the display control signal receiving unit being electrically connected with the priority sorting unit, and the priority sorting unit being electrically connected with the switching signal output unit; wherein,

[0011] The display control signal receiving unit is configured to receive the display control signal transmitted by the master chip, and transmit the display control signal to the priority sorting unit;

[0012] The priority sorting unit is configured to determine the chip priority weight according to the display control signal.

[0013] The switching signal output unit is configured to output the corresponding switching signal to the interface conversion module according to the chip priority weight.

[0014] In an embodiment, the timing management module comprises: a data adaptation unit and a data transmission unit, the data adaptation unit being electrically connected with the data transmission unit, and the data transmission unit being electrically connected with the display device; wherein,

[0015] a data adaptation unit, configured to perform timing adaptation processing on the first display output data output by the interface conversion module;

[0016] a data transmission unit, configured to output the second display output data obtained through the timing adaptation processing to the display device.

[0017] In an embodiment, the interface conversion manner comprises at least one of the following: converting a transistor logic circuit interface into a mobile industry processor interface, and converting a mobile industry processor interface into a four-way serial peripheral interface.

[0018] In an embodiment, the first preset communication interface comprises at least one of the following: a universal asynchronous receiver-transmitter interface, a serial peripheral interface, and an integrated circuit bus interface.

[0019] The display device switching control circuit provided in the embodiment of the utility model, through introducing a bridge chip which is electrically connected with each master control system chip respectively, using the bridge chip to undertake the display switching control function, solving the problem of multiple master control system chips sharing one display device from the hardware level; meanwhile, the master control system chip can be flexibly expanded according to the business requirement, improving the flexibility of the display switching control function.

[0020] It should be understood that the content described in this part is not intended to identify the key or important features of the embodiments of the utility model, nor is it used to limit the scope of the utility model. Other features of the utility model will become easy to understand through the following description. BRIEF DESCRIPTION OF DRAWINGS

[0021] In order to more clearly illustrate the technical scheme in the embodiments of the utility model, the following will briefly introduce the drawings needed to be used in the embodiment description, obviously, the drawings in the following description are only some embodiments of the utility model, and for the ordinary skilled in the art, other drawings can also be obtained according to these drawings without creating creative labor.

[0022] Figure 1This is a schematic diagram of the structure of a display device switching control circuit according to an embodiment of the present utility model;

[0023] Figure 2 This is a schematic diagram of the structure of the master control chip and slave chip according to an embodiment of the present utility model;

[0024] Figure 3 This is a schematic diagram of the priority control module provided according to an embodiment of the present utility model;

[0025] Figure 4 This is a structural schematic diagram of the interface conversion module provided according to an embodiment of the present utility model;

[0026] Figure 5 This is a structural diagram of the timing management module provided according to an embodiment of the present utility model. Detailed Implementation

[0027] To enable those skilled in the art to better understand the present invention, the technical solutions of the present invention will be clearly and completely described below with reference to the accompanying drawings of the embodiments. Obviously, the described embodiments are only some embodiments of the present invention, and not all embodiments. Based on the embodiments of the present invention, all other embodiments obtained by those skilled in the art without creative effort should fall within the protection scope of the present invention.

[0028] It should be noted that the terms "first," "second," etc., in the specification, claims, and accompanying drawings of this utility model are used to distinguish similar objects and are not necessarily used to describe a specific order or sequence. It should be understood that such data can be interchanged where appropriate so that the embodiments of the utility model described herein can be implemented in orders other than those illustrated or described herein. Furthermore, the terms "comprising" and "having," and any variations thereof, are intended to cover non-exclusive inclusion; for example, a process, method, system, product, or apparatus that comprises a series of steps or units is not necessarily limited to those steps or units explicitly listed, but may include other steps or units not explicitly listed or inherent to such processes, methods, products, or apparatus.

[0029] Figure 1 This is a schematic diagram of a display device switching control circuit provided in an embodiment of the present invention. This embodiment is applicable to situations where multiple main control system chips share a single display device. Figure 1As shown, the display device switching control circuit includes: a bridge chip 10, a main control chip 20, and at least one slave chip 30; wherein, the main control chip 20 is electrically connected to each slave chip 30, the main control chip 20 and each slave chip 30 are electrically connected to the bridge chip 10, and the bridge chip 10 is electrically connected to the display device 40; the bridge chip 10 includes: a priority control module 11, an interface conversion module 12, a timing management module 13, and a data cache module 14. The structural composition of the display device switching control circuit in this embodiment will be described in detail below.

[0030] In one embodiment, the master control chip 20 is used to receive the second request signals from each slave chip 30, and output the corresponding display control signal to the bridge chip 10 in conjunction with the first request signal generated by itself according to the service display requirements.

[0031] Among them, the master control chip 20 and the slave chip 30 can be different master control system chips, and the master control chip 20 and the slave chip 30 can include, but are not limited to: system on chip (SOC), microcontroller unit (MCU), etc. They can be adapted to different types of external devices to achieve different application scenarios.

[0032] In this embodiment, when the slave chip 30 has a service display requirement, it can send a second request signal to the master control chip 20 to request or release the right to use the display device 40. After receiving the second request signal from the slave chip 30, the master control chip 20 will make a preliminary judgment based on the first request signal it generates according to the service display requirement, and output a corresponding display control signal to the bridging chip 10. The display control signal may include the chip identifier of the chip that has obtained the right to use the display after the master control chip 20's preliminary negotiation and judgment, as well as display refresh control parameters such as the display duration and display refresh rate of the chip that has obtained the right to use the display. It should be understood that after the master control chip 20's preliminary negotiation and judgment, there may be a situation where multiple chips need to use the display device 40 simultaneously.

[0033] In one embodiment, the slave chip 30 is used to trigger the generation of a corresponding second request signal according to the service display requirements, and send the second request signal to the master control chip 20.

[0034] In one embodiment, the master control chip 20 and the slave chip 30 are further configured to send their respective data to be displayed to the data cache module 14 in the bridge chip 10 for caching. This allows the target chip to directly extract the corresponding target data to be displayed from the data cache module 14 for display output after determining that the target chip has obtained the right to use the display device 40. This reduces the display latency caused by chip switching and improves the display smoothness of the display device 40. The display device 40 may include, but is not limited to, liquid crystal displays (LCDs), light-emitting diode (LED) displays, and organic light-emitting diode (OLED) displays.

[0035] In one embodiment, the priority control module 11 is used to output a corresponding switching signal according to the display control signal sent by the main control chip 20.

[0036] In this embodiment, after receiving the display control signal sent by the main control chip 20, the priority control module 11 in the bridging chip 10 will further determine the chip that has obtained the right to use the display device 40. If there is no conflict in the display timing, that is, only one chip needs to use the display device 40 at the same time, the corresponding switching signal will be output. The switching signal may contain the corresponding chip identifier of the chip that has obtained the right to use the display. If there is a conflict in the display timing, that is, multiple chips need to use the display device 40 at the same time, the chip that finally obtains the right to use the display will be determined according to the priority of each chip, and the corresponding switching signal will be output.

[0037] In one embodiment, the interface conversion module 12 is used to convert the display interface connected to the display device 40 and output display output data that matches the interface of the display device 40; wherein, the display interface includes a first display interface 21 on the main control chip 20 and a second display interface 31 on the slave chip 30. Figure 1 (Not shown in the image).

[0038] In this embodiment, since the interface type of the chip that obtains the display right may be inconsistent with the display interface type of the display device 40, for example, the interface type of the chip is a Transistor-Transistor Logic (TTL) interface, while the display interface type of the display device 40 is a Mobile Industry Processor Interface (MIPI), the difference in interface types will cause the data to be displayed to be unable to be directly sent to the display device 40 for display. To solve the above problem, the interface conversion module 12 in the bridging chip 10 can convert the data to be displayed into display output data that matches the display interface type of the display device 40 according to the interface type of the chip that obtains the display right, so that the device can display it in the future.

[0039] In one embodiment, the timing management module 13 is used to perform timing adaptation processing on the received display output data and output display output data that meets the input requirements of the display device 40.

[0040] In this embodiment, since the display output data output by the interface conversion module 12 may not meet the input requirements of the display device 40, such as the clock frequency, refresh rate and other parameters of the display output data being inconsistent with the display parameters of the display device 40, the display output data may not be displayed correctly. To solve the above problem, the timing management module 13 can be used to perform timing adaptation processing on the display output data output by the interface conversion module 12 to make it meet the input requirements of the display device 40, thereby ensuring the correct display of the display output data.

[0041] In one embodiment, the data caching module 14 is used to receive the data to be displayed sent by the main control chip 20 through the first display interface 21, and to receive the data to be displayed sent by each slave chip 30 through the second display interface 31, and to cache the data to be displayed in the memory associated with each chip.

[0042] In this embodiment, in order to reduce the latency when the display device 40 switches displays and improve the smoothness of the display, the main control chip 20 and each slave chip 30 can send the data to be displayed to the data cache module 14 in the bridge chip 10 for storage through their respective display interfaces. In this way, when the chip that has obtained the right to use the display is determined, the corresponding data to be displayed can be quickly retrieved from the corresponding memory in the data cache module 14 and displayed on the display device 10.

[0043] This utility model provides a display device switching control circuit, comprising: a bridge chip, a master control chip, and at least one slave chip. The master control chip is electrically connected to each slave chip, and the master control chip and each slave chip are electrically connected to the bridge chip. The bridge chip is electrically connected to the display device. The bridge chip is used to switch the chips connected to the display device. The bridge chip includes: a priority control module, an interface conversion module, a timing management module, and a data buffer module. The interface conversion module is used to convert the display interfaces connected to the display device. The display interfaces include a first display interface on the master control chip and a second display interface on the slave chips. This utility model provides a display device switching control circuit that, by introducing a bridge chip electrically connected to each master control system chip, utilizes this bridge chip to undertake the display switching control function, thus solving the problem of multiple master control system chips sharing a single display device from a hardware perspective. Simultaneously, the master control system chips can be flexibly expanded according to business needs, improving the flexibility of the display switching control function.

[0044] Furthermore, based on the above-described utility model embodiment, the main control chip 20 includes: a first preset communication interface 22, a display control signal generation unit 23, and a control command interface 24. The first preset communication interface 22 is electrically connected to the slave chip 30, the first preset communication interface 22 is electrically connected to the display control signal generation unit 23, the control command interface 24 is electrically connected to the display control signal generation unit 23, and the control command interface 24 is also electrically connected to the priority control module 11. The first preset communication interface 22 sends the second request signals sent by each slave chip 30 to the display control signal generation unit 23. The display control signal generation unit 23 is used to generate corresponding display control signals according to the first request signal and / or the second request signal. The first request signal is triggered and generated by the main control chip 20 based on business display requirements. The control command interface 24 sends the display control signal to the priority control module 11.

[0045] In this embodiment, as Figure 2As shown, the main control chip 20 may specifically include: a first preset communication interface 22, a display control signal generation unit 23, and a control command interface 24. The first preset communication interface 22 is electrically connected to the display control signal generation unit 23, and the control command interface 24 is electrically connected to the display control signal generation unit 23. The first preset communication interface 22 is electrically connected to the slave chip 30 and is used to receive a second request signal sent by the slave chip 30 with a business display requirement, and transmit the second request signal to the display control signal generation unit 23 for processing. After receiving the second request signal, the display control signal generation unit 23 is used to negotiate the display usage right in conjunction with the first request signal it generates based on the business display requirement. For example, it can sort the display requests of each chip according to business priority, business urgency, etc., and send the generated display control signal to the control command interface 24. The control command interface 24 is used to send the display control signal to the priority control module 11. In one embodiment, the interface type of the first preset communication interface configured in the main control chip 20 may include at least one of the following: Universal Asynchronous Receiver / Transmitter (UART) interface, Serial Peripheral Interface (SPI), and Inter-Integrated Circuit bus (I2C) interface.

[0046] Furthermore, based on the above-described utility model embodiments, each slave chip 30 includes: a second preset communication interface 32, which is electrically connected to the first preset communication interface 22; the second preset communication interface 23 sends a second request signal to the first preset communication interface 22; the second request signal is generated by the slave chip 30 based on the service display requirements.

[0047] In this embodiment, as Figure 2 As shown, each slave chip 30 may include a second preset communication interface 32, which can be electrically connected to the first preset communication interface 22 in the master control chip 20. The second preset communication interface 32 is used to send a second request signal generated according to the service display requirements to the first preset communication interface 22. In one embodiment, the interface type of the second preset communication interface 32 configured in the slave chip 30 can be the same as the interface type of the first preset communication interface 22, for example, both can use a UART interface, SPI interface, etc.

[0048] The master control chip 20 and each slave chip 30 can exchange signals through the first preset communication interface 22 and the second preset communication interface 32. The slave chips 30 can use this inter-chip communication mechanism to request or release the right to use the display device 40 from the master control chip 20. The inter-chip communication mechanism can include communication content such as status information synchronization and display refresh control. Using the above-mentioned inter-chip communication mechanism, the initial negotiation of the right to use the display can be realized, reducing the workload of the priority control module 11 in the subsequent bridging chip 10, thereby avoiding the problems of increased chip heat and accelerated chip aging caused by using a single master control system chip to undertake all display switching control functions in the existing solution.

[0049] Furthermore, based on the above-described utility model embodiments, the priority control module 11 includes: a display control signal receiving unit 111, a priority sorting unit 112, and a switching signal output unit 113. The display control signal receiving unit 111 is electrically connected to the priority sorting unit 112, and the priority sorting unit 112 is electrically connected to the switching signal output unit 113. The display control signal receiving unit 111 is used to receive the display control signal sent by the main control chip 20 and transmit the display control signal to the priority sorting unit 112. The priority sorting unit 112 is used to determine the chip priority weight according to the display control signal. The switching signal output unit 113 is used to output a corresponding switching signal to the interface conversion module 12 according to the chip priority weight.

[0050] In this embodiment, as Figure 3 As shown, the priority control module 11 in the bridging chip 10 may specifically include: a display control signal receiving unit 111, a priority sorting unit 112, and a switching signal output unit 113, which are electrically connected in sequence. The display control signal receiving unit 11 is electrically connected to the control command interface 24 in the main control chip 20. The display control signal receiving unit 111 is used to transmit the received display control signal to the priority sorting unit 112. The priority sorting unit 112 is used to receive the display control signal and determine the chip priority weight of each chip corresponding to the display control signal. The chips may or may not conflict in the display timing. The switching signal output unit 113 is used to determine the target chip that finally obtains the right to use the display according to the determined chip priority weight, and output the corresponding switching signal to the interface conversion module 12. The switching signal may include the corresponding chip identifier of the target chip that obtains the right to use the display, as well as the display duration, display refresh rate, and other display refresh control parameters of the target chip.

[0051] Based on the priority control mechanism provided by the priority control module 11, when multiple chips need to use the display device 40 at the same time, real-time dynamic switching can be performed according to the determined chip priority weight, so that the chip with the highest priority can obtain the display priority first, thereby ensuring the output of the corresponding display data; at the same time, it solves the problem of display device resource conflict in multi-chip (such as SOC) systems.

[0052] Furthermore, based on the above-described utility model embodiments, the interface conversion module 12 includes: multiple input type interfaces 121, an interface type conversion circuit 122, and multiple output type interfaces 123. The multiple input type interfaces 121 are electrically connected to the interface type conversion circuit 122, and the multiple output type interfaces 123 are electrically connected to the interface type conversion circuit 122. Among the multiple input type interfaces 121, there is a first input type interface 1211 that matches the display type of the first display interface 21, and there is a second input type interface 1212 that matches the display type of the second display interface 31. The first input type interface 1211 is electrically connected to the first display interface 21, and the second input type interface 1212 is electrically connected to the second display interface 31. Among the multiple output type interfaces 123, there is a first output type interface 1231 that matches the third display interface 41 of the display device 40, and the first output type interface 1231 is electrically connected to the third display interface 41.

[0053] In this embodiment, as Figure 4 As shown, the interface conversion module 12 in the bridge chip 10 may specifically include: multiple input type interfaces 121, an interface type conversion circuit 122, and multiple output type interfaces 123. Each input type interface 121 is electrically connected to the interface type conversion circuit 122, and each output type interface 123 is electrically connected to the interface type conversion circuit 122. The input type interfaces 121 may include a first input type interface 1211 that matches the display type of the first display interface 21 of the main control chip 20, and the first input type interface 1211 is electrically connected to the first display interface 21. The input type interfaces 121 may also include a second input type interface 1212 that matches the display type of the second display interface 31 of each slave chip 30, and each second input type interface 1212 is electrically connected to the second display interface 31 of the corresponding slave chip 30. The output type interfaces 123 may include a first output type interface 1231 that matches the third display interface 41 of the display device 40, and the first output type interface 1231 is electrically connected to the third display interface 41.

[0054] Furthermore, based on the above-described utility model embodiment, the interface type conversion circuit 122 is used to read the corresponding target data to be displayed in the data cache module 14 according to the received switching signal, and convert the target data to be displayed into first display output data that matches the type of the first output type interface 1231.

[0055] In this embodiment, the interface type conversion circuit 122 is used to determine the target chip that will eventually obtain the display right after receiving the switching signal sent by the priority control module 11, and read the pre-cached target data to be displayed from the memory associated with the target chip in the data cache module 14, and convert the target data to be displayed into first display output data that matches the type of the first output type interface 1231, thereby ensuring that the interface type of the target chip that will eventually obtain the display right matches the interface type of the display device 40.

[0056] Furthermore, based on the above-described embodiments of the utility model, the interface conversion method includes at least one of the following: converting the Transistor-Transistor Logic (TTL) interface to the Mobile Industry Processor Interface (MIPI), or converting the Mobile Industry Processor Interface (MIPI) to the Quad Serial Peripheral Interface (QSPI).

[0057] Based on the interface conversion mechanism provided by the interface conversion module 12, it is possible to support the switching of different types of display interfaces to be compatible with different types of main control system chips (such as SOC), thereby improving the system's compatibility.

[0058] Furthermore, based on the above-described utility model embodiments, the timing management module 13 includes: a data adaptation unit 131 and a data transmission unit 132, wherein the data adaptation unit 131 is electrically connected to the data transmission unit 132, and the data transmission unit 132 is electrically connected to the display device 40; wherein, the data adaptation unit 131 is used to perform timing adaptation processing on the first display output data output by the interface conversion module 12; and the data transmission unit 132 is used to output the second display output data obtained after timing adaptation processing to the display device 40.

[0059] In this embodiment, as Figure 5As shown, the timing management module 13 in the bridging chip 10 may specifically include: a data adaptation unit 131 and a data transmission unit 132, with the data adaptation unit 131 and the data transmission unit 132 electrically connected, and the data transmission unit 132 electrically connected to the display device 40. The data adaptation unit 131 receives the first display output data output by the interface type conversion circuit 122 in the interface conversion module 12, and performs timing adaptation processing on the first display output data according to the output format corresponding to the target chip that ultimately obtains the display usage right. For example, it adjusts parameters such as the clock frequency, synchronization signal, and refresh rate of the first display output data to obtain the second display output data after timing adaptation processing. The data transmission unit 132 outputs the second display output data obtained after timing adaptation processing to the display device 40, so that the display device 40 can display according to the second display output data.

[0060] Based on the timing adaptation mechanism provided by the timing management module 13, it can be ensured that the final output display data meets the input requirements of the display device 40, thereby ensuring the correct display of the display data.

[0061] Furthermore, based on the above-described utility model embodiment, the first display interface 21 sends the data to be displayed corresponding to the main control chip 20 to the data cache module 14, and the second display interface 31 sends the data to be displayed corresponding to each slave chip 30 to the data cache module 14; the data cache module 14 is used to cache the received data to be displayed in the memory associated with each chip.

[0062] In this embodiment, the data cache module 14 in the bridge chip 10 can be configured with multiple memories, and each chip (including the master control chip 20 and each slave chip 30) is associated with a corresponding memory. The master control chip 20 can send the data to be displayed to the data cache module 14 through the first display interface 21, and each slave chip 30 can send the corresponding data to be displayed to the data cache module 14 through its respective second display interface 31. After receiving the data to be displayed, the data cache module 14 can store the data into the corresponding memory according to the chip to which the data to be displayed belongs.

[0063] Based on the data caching mechanism provided by the data caching module 14, the data to be displayed can be cached in the corresponding memory in advance. When the chip obtains the right to display, it can be quickly retrieved and displayed on the display device 40, or retrieved and displayed when the display device 40 is idle. This can effectively reduce the latency when switching displays and improve the smoothness of the device display.

[0064] It is understood that the display device switching control circuit provided in this embodiment can be applied to embedded systems where multiple main control system chips work together, especially in situations where resources are limited and multi-task display is required, such as industrial control, in-vehicle infotainment systems, and medical equipment. Using this display device switching control circuit can effectively improve the utilization rate of display resources in embedded systems, reduce hardware costs, and provide good scalability.

[0065] It should be understood that the various forms of the process shown above can be used, with steps reordered, added, or deleted. For example, the steps described in this utility model can be executed in parallel, sequentially, or in different orders, as long as the desired result of the technical solution of this utility model can be achieved, and this is not limited herein.

[0066] The specific embodiments described above do not constitute a limitation on the scope of protection of this utility model. Those skilled in the art should understand that various modifications, combinations, sub-combinations, and substitutions can be made according to design requirements and other factors. Any modifications, equivalent substitutions, and improvements made within the spirit and principles of this utility model should be included within the scope of protection of this utility model.

Claims

1. A display device switching control circuit, characterized in that, The display device switching control circuit includes: a bridge chip, a master control chip, and at least one slave chip. The master control chip is electrically connected to each of the slave chips, and the master control chip and each of the slave chips are electrically connected to the bridge chip. The bridge chip is electrically connected to the display device. The bridge chip is used to switch the chips connected to the display device. The bridge chip includes: a priority control module, an interface conversion module, a timing management module, and a data cache module. The interface conversion module is used to convert the display interfaces connected to the display device. The display interfaces include a first display interface on the master control chip and a second display interface on the slave chip.

2. The display device switching control circuit according to claim 1, characterized in that, The main control chip includes: a first preset communication interface, a display control signal generation unit, and a control command interface. The first preset communication interface is electrically connected to the slave chip, the first preset communication interface is electrically connected to the display control signal generation unit, the control command interface is electrically connected to the display control signal generation unit, and the control command interface is also electrically connected to the priority control module. The first preset communication interface sends the second request signal sent by each of the slave chips to the display control signal generation unit; The display control signal generation unit is used to generate a corresponding display control signal according to the first request signal and / or the second request signal; the first request signal is generated by the main control chip based on business display requirements. The control command interface sends the display control signal to the priority control module.

3. The display device switching control circuit according to claim 2, characterized in that, Each of the slave chips includes: a second preset communication interface, which is electrically connected to the first preset communication interface, and the second preset communication interface sends the second request signal to the first preset communication interface; the second request signal is generated by the slave chip based on service display requirements.

4. The display device switching control circuit according to claim 1, characterized in that, The interface conversion module includes: multiple input type interfaces, an interface type conversion circuit, and multiple output type interfaces. The multiple input type interfaces are electrically connected to the interface type conversion circuit, and the multiple output type interfaces are electrically connected to the interface type conversion circuit. The plurality of input type interfaces includes a first input type interface that matches the display type of the first display interface, and the plurality of input type interfaces includes a second input type interface that matches the display type of the second display interface. The first input type interface is electrically connected to the first display interface, and the second input type interface is electrically connected to the second display interface. The plurality of output type interfaces includes a first output type interface that matches the third display interface of the display device, and the first output type interface is electrically connected to the third display interface.

5. The display device switching control circuit according to claim 4, characterized in that, The interface type conversion circuit is used to read the corresponding target data to be displayed in the data cache module according to the received switching signal, and convert the target data to be displayed into first display output data that matches the type of the first output type interface.

6. The display device switching control circuit according to claim 1, characterized in that, The first display interface sends the data to be displayed corresponding to the main control chip to the data cache module, and the second display interface sends the data to be displayed corresponding to each of the slave chips to the data cache module.

7. The display device switching control circuit according to claim 1, characterized in that, The priority control module includes: a display control signal receiving unit, a priority sorting unit, and a switching signal output unit. The display control signal receiving unit is electrically connected to the priority sorting unit, and the priority sorting unit is electrically connected to the switching signal output unit. The display control signal receiving unit is used to receive the display control signal sent by the main control chip and transmit the display control signal to the priority sorting unit; The priority sorting unit is used to determine the chip priority weight according to the display control signal; The switching signal output unit is used to output a corresponding switching signal to the interface conversion module according to the chip priority weight.

8. The display device switching control circuit according to claim 1, characterized in that, The timing management module includes: a data adaptation unit and a data transmission unit, wherein the data adaptation unit is electrically connected to the data transmission unit, and the data transmission unit is electrically connected to the display device; wherein... The data adaptation unit is used to perform timing adaptation processing on the first display output data output by the interface conversion module. The data transmission unit is used to output the second display output data obtained after the timing adaptation processing to the display device.

9. The display device switching control circuit according to claim 4, characterized in that, The interface conversion methods include at least one of the following: converting a transistor logic circuit interface into a mobile industry processor interface, or converting a mobile industry processor interface into a four-way serial peripheral interface.

10. The display device switching control circuit according to claim 2, characterized in that, The first preset communication interface includes at least one of the following: a general asynchronous transceiver interface, a serial peripheral interface, and an integrated circuit bus interface.