Low-power-consumption switch mode input current surge suppression circuit

By using a low-power switching mode input current surge suppression circuit, which controls the conduction and cutoff of the MOSFET using a MOSFET and a surge suppressor, the problem of surge current at power-on is solved, achieving a simple circuit and low-power current suppression effect.

CN223993632UActive Publication Date: 2026-03-13AEROSPACE CHANGFENG CHAOYANG POWER SUPPLY
View PDF 0 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Utility models(China)
Current Assignee / Owner
Filing Date
2025-03-11
Publication Date
2026-03-13

AI Technical Summary

Technical Problem

In existing power supply designs, when the surge current at startup is capacitive to part of the load, it causes the power supply product to activate its protection mechanism, making effective testing impossible. This is especially true for products such as LED driver power supplies, car chargers, and mobile phone fast chargers. A circuit that can effectively suppress surge current is needed to ensure smooth testing.

Method used

A low-power switching mode input current surge suppression circuit is adopted. The MOSFET and surge suppressor control the conduction and cutoff of the MOSFET, and the current detection voltage is limited by the internal amplifier of the surge suppressor to protect the downstream modules.

Benefits of technology

This design achieves simple circuit design, low power consumption, and effective suppression of input current surges, ensuring the smooth progress of power supply testing.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN223993632U_ABST
    Figure CN223993632U_ABST
Patent Text Reader

Abstract

The utility model discloses a low-power-consumption switch mode input current surge suppression circuit. The circuit comprises an MOS tube, a surge suppressor, a resistor and a capacitor. DC input voltage + VIN is divided by resistors R1 and R2 and then provides voltage for a pin IN of the surge suppressor, a pin VCC of the surge suppressor is connected with the DC input voltage + VIN, the DC input voltage + VIN is connected with a drain electrode of the MOS tube Q1 through a resistor R3, a pin SNS of the surge suppressor is connected to the connection position of the resistor R3 and the drain electrode of the MOS tube Q1, a pin GATE of the surge suppressor is connected with a grid electrode of the MOS tube Q1 through a resistor R4, and a pin VCC of the surge suppressor is connected with a pin VCC of the surge suppressor. The source electrode of the MOS tube Q1 is connected with the OUT pin of the surge suppressor and the positive electrode of the power supply module, and the negative electrode of the power supply module is connected with the FB pin of the surge suppressor. The beneficial effects of the utility model are that the circuit is simple in design, is easy to realize, is small in power consumption, and inhibits the surge current of an input power supply.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] This utility model relates to a surge suppression power supply circuit, specifically, to a low-power switching mode input current surge suppression circuit. Background Technology

[0002] The power supply system is an indispensable component of various electronic devices. With the development of electronic equipment and the improvement of system integration, the working environment of electronic devices is becoming more and more complex. Among them, the impact of the power-on surge current is particularly prominent, which is related to the overall performance and service life of the device.

[0003] Power supplies are widely used in various fields, such as LED drivers, TV power supplies, adapters, car chargers, and fast mobile phone chargers. However, the characteristics of power supplies in different fields vary greatly. Ordinary adapter power supplies and TV power supplies use constant voltage output and have low requirements for the capacitive impedance of the load. Therefore, they can withstand large inrush currents without being protected during use and testing. However, for some LED driver power supplies, car chargers, and fast mobile phone chargers, the load is non-capacitive in actual use, and there is no inrush current at startup. Therefore, the current protection sensitivity in the power supply design is relatively high. When the output load impedance is capacitive, a large inrush current will occur at startup as the power supply output voltage charges the load input capacitor, directly causing the power supply product to trip. Therefore, inrush current must be limited when testing this type of power supply; otherwise, testing cannot be performed. Therefore, a circuit needs to be designed to effectively suppress inrush current while ensuring smooth testing. Utility Model Content

[0004] This invention is a low-power switching mode input current surge suppression circuit designed to solve the above-mentioned technical problems.

[0005] The technical solution adopted by this utility model to solve its technical problem is:

[0006] A low-power switching mode input current surge suppression circuit includes a MOSFET, a surge suppressor, resistors, and capacitors. The DC input voltage +VIN is divided by resistors R1 and R2 to provide voltage to the IN pin of the surge suppressor. The VCC pin of the surge suppressor is connected to the DC input voltage +VIN. The DC input voltage +VIN is connected to the drain of MOSFET Q1 through resistor R3. The SNS pin of the surge suppressor is connected to the connection between resistor R3 and the drain of MOSFET Q1. The GATE pin of the surge suppressor is connected to the gate of MOSFET Q1 through resistor R4. The source of MOSFET Q1 is connected to the OUT pin of the surge suppressor and the positive terminal of the power module. The negative terminal of the power module is connected to the FB pin of the surge suppressor.

[0007] In the aforementioned low-power switch-mode input current surge suppression circuit, the surge suppressor's GATE pin is connected to GND via capacitor C1.

[0008] The low-power switching mode input current surge suppression circuit has an internal amplifier that limits the current detection voltage to 50mV. When the current detection voltage is less than or equal to 50mV, the surge suppressor's GATE pin outputs a high level, which provides a driving voltage to the gate of MOSFET Q1 through resistor R3, driving the MOSFET to conduct.

[0009] The low-power switching mode input current surge suppression circuit has an internal amplifier that limits the current detection voltage to 50mV. When the current detection voltage is greater than 50mV, the surge suppressor's GATE pin outputs a low level, which provides a low voltage to the gate of MOSFET Q1 through resistor R3, driving the MOSFET to turn off.

[0010] The low-power switching mode input current surge suppression circuit uses an LT4356HS-2 surge suppressor.

[0011] This invention discloses a low-power switching mode input current surge suppression circuit. It utilizes the switching characteristics of a MOSFET and employs a surge suppressor to control the MOSFET's conduction, thereby protecting downstream modules. The surge suppressor's current and the MOSFET's internal resistance are both very low, thus solving the problem of excessive power consumption.

[0012] The working process of this utility model is as follows: After the input voltage is established, the input voltage is divided by the resistor to provide voltage to the surge suppressor. The surge suppressor internally detects and samples the voltage, so that the current limiting detection voltage is controlled within the set range, providing a driving voltage to the gate of the MOSFET, driving the MOSFET to conduct, and providing input voltage to the subsequent power module; when the surge suppressor's current limiting detection voltage exceeds the set range, it cannot provide a driving voltage to the gate of the MOSFET, the MOSFET is in the off state, cannot form a circuit, and cannot provide input voltage to the subsequent power module, thereby realizing input current surge suppression.

[0013] The advantages of this invention are: the circuit design is simple and easy to implement, and it has the functions of low power consumption and suppression of input power surge current. Attached Figure Description

[0014] Figure 1 This is a functional block diagram of the circuit of this utility model;

[0015] Figure 2 This is the circuit schematic diagram of this utility model. Detailed Implementation

[0016] The present invention will be further described below with reference to the accompanying drawings and embodiments.

[0017] like Figure 1 , Figure 2 As shown, this utility model discloses a low-power switching mode input current surge suppression circuit. The circuit includes a MOSFET, a surge suppressor, resistors, and capacitors. The DC input voltage +VIN is divided by resistors R1 and R2 to provide voltage to the IN pin of the surge suppressor. The VCC pin of the surge suppressor is connected to the DC input voltage +VIN. The DC input voltage +VIN is connected to the drain of MOSFET Q1 through resistor R3. The SNS pin of the surge suppressor is connected to the connection between resistor R3 and the drain of MOSFET Q1. The GATE pin of the surge suppressor is connected to the gate of MOSFET Q1 through resistor R4. The source of MOSFET Q1 is connected to the OUT pin of the surge suppressor and the positive terminal of the power module. The negative terminal of the power module is connected to the FB pin of the surge suppressor.

[0018] In the aforementioned low-power switch-mode input current surge suppression circuit, the surge suppressor's GATE pin is connected to GND via capacitor C1.

[0019] The low-power switching mode input current surge suppression circuit has an internal amplifier that limits the current detection voltage to 50mV. When the current detection voltage is less than or equal to 50mV, the surge suppressor's GATE pin outputs a high level, which provides a driving voltage to the gate of MOSFET Q1 through resistor R3, driving the MOSFET to conduct.

[0020] The low-power switching mode input current surge suppression circuit has an internal amplifier that limits the current detection voltage to 50mV. When the current detection voltage is greater than 50mV, the surge suppressor's GATE pin outputs a low level, which provides a low voltage to the gate of MOSFET Q1 through resistor R3, driving the MOSFET to turn off.

[0021] The low-power switching mode input current surge suppression circuit uses an LT4356HS-2 surge suppressor.

[0022] This invention discloses a low-power switching mode input current surge suppression circuit. Utilizing the switching characteristics of a MOSFET, a surge suppressor controls the MOSFET's conduction to protect downstream modules. Both the surge suppressor's current and the MOSFET's internal resistance are very low, thus solving the problem of excessive power consumption.

[0023] A low-power switching-mode input current surge suppression circuit is disclosed. After the input voltage is established, the DC input voltage is divided by resistors R1 and R2 to provide voltage to the surge suppressor. Once the surge suppressor input voltage is established, the voltage between the VCC and SNS pins is detected. The internal amplifier limits the current detection voltage to 50mV. When the current detection voltage is within the set range, the surge suppressor's GATE pin provides a drive voltage to the gate of MOSFET Q1 through resistor R3, driving the MOSFET to conduct and providing input voltage to the subsequent power module. Because the surge suppressor's conduction current and the MOSFET's on-resistance are very small, power consumption is low, thus solving the voltage drop and power consumption problem. When the surge suppressor's current detection voltage exceeds the set range, the surge suppressor's GATE pin cannot provide voltage to the MOSFET gate. Without a drive voltage to the MOSFET gate, the MOSFET is in the off state, unable to form a loop, and cannot provide input voltage to the subsequent power module, thereby achieving input current surge suppression.

[0024] This utility model is not limited to the above-described preferred embodiments. Any other products that are the same as or similar to this utility model and derived by anyone under the guidance of this utility model shall fall within the protection scope of this utility model.

Claims

1. A low power consumption switch mode input current surge suppression circuit, the circuit comprising a MOS transistor, a surge suppressor, a resistor and a capacitor; characterized in that: The direct current input voltage +VIN is divided by resistors R1 and R2 to provide a voltage for the IN pin of the surge suppressor, the VCC pin of the surge suppressor is connected to the direct current input voltage +VIN, the direct current input voltage +VIN is connected to the drain of the MOS transistor Q1 through the resistor R3, the SNS pin of the surge suppressor is connected to the resistor R3 and the drain of the MOS transistor Q1, the GATE pin of the surge suppressor is connected to the gate of the MOS transistor Q1 through the resistor R4, the source of the MOS transistor Q1 is connected to the OUT pin of the surge suppressor and the positive electrode of the power module, and the negative electrode of the power module is connected to the FB pin of the surge suppressor.

2. A low power consumption switched mode input current inrush suppression circuit according to claim 1, characterized in that: The GATE pin of the surge suppressor is connected to GND through the capacitor C1.

3. A low power consumption switched mode input current inrush suppression circuit as claimed in claim 1, characterized in that: The internal amplifier of the surge suppressor limits the current detection voltage value to 50mV, when the limit current detection voltage is less than or equal to 50mV, the GATE pin of the surge suppressor outputs high level, and the resistor R3 provides a driving voltage for the gate of the MOS transistor Q1 to drive the MOS transistor to be turned on.

4. A low power consumption switched mode input current inrush suppression circuit as claimed in claim 1, characterized in that: The internal amplifier of the surge suppressor limits the current detection voltage value to 50mV, when the limit current detection voltage is greater than 50mV, the GATE pin of the surge suppressor outputs low level, and the resistor R3 provides a low voltage for the gate of the MOS transistor Q1 to drive the MOS transistor to be turned off.

5. A low power consumption switched mode input current inrush suppression circuit as claimed in claim 1, characterized in that: The surge suppressor adopts LT4356HS-2.