Semiconductor device and display device

Abstract

One of the problems is to suppress a decrease in the potential of the gate of the pull-up transistor. . 【Solution】In the first transistor included in the drive circuit, the first terminal is electrically connected to the second wiring, the second terminal is electrically connected to the first wiring, and the gate is electrically connected to the first terminals of the second circuit and the third transistors. In the second transistor, the first terminal is electrically connected to the first wiring, the second terminal is electrically connected to the sixth wiring, and the gate is electrically connected to the first circuit and the gates of the third transistors. In the third transistor, the second terminal is electrically connected to the sixth wiring. The first circuit is electrically connected to the third wiring, the fourth wiring, the fifth wiring, and the sixth wiring. The second circuit is electrically connected to the first wiring, the second wiring, and the sixth wiring.

Description

[Technical Field]

[0001] Semiconductor device, display device, liquid crystal display device, driving method thereof, or manufacturing method thereof In particular, the present invention relates to a semiconductor device, a display device, and a display device having a driver circuit formed on the same substrate as a pixel portion. The present invention relates to a liquid crystal display device or a driving method thereof, or the semiconductor device and the display device. or an electronic device having the liquid crystal display device. [Background technology]

[0002] In recent years, display devices have been actively developed due to the increase in large display devices such as LCD TVs. In particular, transistors made of non-single-crystal semiconductors are used to form a pixel portion. The technology of configuring drive circuits such as gate drivers on the board is expected to significantly reduce costs and improve reliability. Development is underway actively to contribute significantly to the

[0003] A transistor formed of a non-single-crystal semiconductor has an increased threshold voltage or a decreased mobility. If the deterioration of this transistor progresses, the drive circuit may not operate properly. Therefore, Patent Document 1 describes a The patent discloses a shift register that can suppress the deterioration of transistors. In Figure 7 of Reference 1, two transistors are used to suppress the degradation of the transistor characteristics. One transistor is connected to the output terminal of the flip-flop and VSS (hereinafter referred to as the negative power supply). The other transistor is connected between the output of the flip-flop and the wiring that supplies the The flip-flop is connected between the input terminal and the gate of the pull-up transistor. During the period when the output signal of the amplifier is at the L level, these two transistors are turned on alternately. When one transistor turns on, VSS is supplied to the output terminal of the flip-flop through the one transistor. When the other transistor turns on, VSS supplied to the gate of the pull-up transistor is supplied to the output terminal of the flip-flop through the other transistor. In this way, deterioration of the transistor can be suppressed. Further, since VSS is always supplied to the output terminal of the flip-flop, it becomes easier to maintain the output signal of the flip-flop at the L level.

Prior Art Documents

Patent Documents

[0004]

Patent Document 1

Summary of the Invention

Problems to be Solved by the Invention

[0005] In the configuration shown in Patent Document 1, during the period when the output signal of the flip-flop becomes the H level, since the other transistor turns on for a short time, the gate of the pull-up transistor and the output terminal of the flip-flop become conductive for a short time. At this time, the potential of the gate of the pull-up transistor is at a high potential, and the potential of the output terminal of the flip-flop is at a low potential. One aspect of the present invention is to increase the potential of the gate of the pull-up transistor. Another aspect of the present invention is to prevent malfunction of the shift register.

[0006] Or, when the potential of the gate of the pull-up transistor decreases, the pull-up transistor may turn off.

[0007] Or, even if the pull-up transistor is turned on and the shift register can operate normally the potential of the gate of the pull-up transistor will surely decrease. One aspect of the present invention aims to increase the potential difference (Vgs) between the gate and the source of the pull-up transistor.

[0008] Or, when the Vgs of the pull-up transistor becomes small, the on-resistance of the pull-up transistor will increase. One aspect of the present invention aims to make the display device smaller. Or, one aspect of the present invention aims to make the display device have higher definition.

[0009] Or, when the Vgs of the pull-up transistor becomes small, the rising time or the falling time of the output signal of the flip-flop will become long. One aspect of the present invention aims to prevent the writing of an illegal signal (for example, a video signal to a pixel belonging to another row) to the pixel and improve the display quality.

[0010] Or, when the Vgs of the pull-up transistor becomes small, it is necessary to increase the channel width of the pull-up transistor. And when the channel width of the pull-up transistor becomes large, it is necessary to increase the channel width of other transistors. One aspect of the present invention aims to reduce the layout area. Or, one aspect of the present invention aims to narrow the frame of the display device.

[0011] Or, when the channel width of the transistor becomes large, the gate of the transistor and the source or the drain are likely to be short-circuited. One aspect of the present invention aims to improve the yield. ​​An object of the present invention is to solve the above problems. Alternatively, an aspect of the present invention is to reduce costs.

[0012] Alternatively, when the channel width of the transistor increases, the parasitic capacitance of the shift register increases. An aspect of the present invention is to reduce distortion or delay in the signal input to the shift register. Alternatively, an aspect of the present invention is to reduce power consumption. An aspect of the present invention is to reduce external circuits. Alternatively, an aspect of the present invention is to reduce the size of the display device. To improve this, it is necessary to use a circuit having a large current capacity as a circuit for supplying a signal or voltage to the shift register. An aspect of the present invention is to reduce the size of the external circuit. Alternatively, an aspect of the present invention is to reduce the size of the display device. An aspect of the present invention is to reduce the size of the display device.

[0013] Note that the description of the above problems does not prevent the existence of other problems.

Means for Solving the Problems

[0014] An aspect of the present invention includes a driving circuit having a first transistor, a second transistor, a third transistor, a first circuit, and a second circuit, and a pixel having a liquid crystal element. The first transistor has a first terminal electrically connected to a second wiring functioning as a signal line or a clock signal line, a second terminal electrically connected to a first wiring functioning as a signal line, a gate line, a scanning line, or an output signal line, and a gate electrically connected to a first terminal of the second circuit and the third transistor. The second transistor has a first terminal electrically connected to the first wiring, a second terminal electrically connected to a sixth wiring functioning as a power supply line or a ground line, and a gate electrically connected to the gates of the first circuit and the third transistor. 1, and a pixel having a liquid crystal element. The first transistor has a first terminal electrically connected to a second wiring functioning as a signal line or a clock signal line, a second terminal electrically connected to a first wiring functioning as a signal line, a gate line, a scanning line, or an output signal line, and a gate electrically connected to a first terminal of the second circuit and the third transistor. The second transistor has a first terminal electrically connected to the first wiring, a second terminal electrically connected to a sixth wiring functioning as a power supply line or a ground line, and a gate electrically connected to the gates of the first circuit and the third transistor. The first transistor has a first terminal electrically connected to a second wiring functioning as a signal line or a clock signal line, a second terminal electrically connected to a first wiring functioning as a signal line, a gate line, a scanning line, or an output signal line, and a gate electrically connected to a first terminal of the second circuit and the third transistor. The second terminal is electrically connected to a first wiring functioning as a signal line, a gate line, a scanning line, or an output signal line, and the gate is electrically connected to a first terminal of the second circuit and the third transistor. The second transistor has a first terminal electrically connected to the first wiring, a second terminal electrically connected to a sixth wiring functioning as a power supply line or a ground line, and a gate electrically connected to the gates of the first circuit and the third transistor. The second transistor has a first terminal electrically connected to the first wiring, a second terminal electrically connected to a sixth wiring functioning as a power supply line or a ground line, and a gate electrically connected to the gates of the first circuit and the third transistor. The first terminal is electrically connected to the first wiring, and the second terminal is electrically connected to a sixth wiring functioning as a power supply line or a ground line. The gate is electrically connected to the gates of the first circuit and the third transistor. ​is electrically connected to the gate, and the third transistor has its second terminal electrically connected to the sixth wiring The second circuit is connected to a signal line, or a third wiring having a function as a clock signal line, a fourth wiring having a function as a signal line, a fifth wiring having a function as a signal line, and the sixth wiring. The first circuit is a liquid crystal display device electrically connected to the first wiring, the second wiring, and the sixth wiring.

[0015] In one aspect of the present invention, the first transistor may function as a bootstrap transistor that controls the timing of supplying the signal of the second wiring to the first wiring according to the potential of the gate of the first transistor.

[0016] In one aspect of the present invention, the second transistor may function as a switch that controls the conduction state between the sixth wiring and the first wiring according to the output signal of the first circuit or the potential of the gate of the second transistor.

[0017] In one aspect of the present invention, the third transistor may function as a switch that controls the conduction state between the sixth wiring and the gate of the first transistor according to the output signal of the first circuit.

[0018] In one aspect of the present invention, the first circuit controls the timing of supplying the voltage of the sixth wiring to the gate of the second transistor according to the signal of the first wiring or the signal of the second wiring, so as to increase, decrease or maintain the potential of the gate of the second transistor, or function as a control circuit that floats the gate of the second transistor.

[0019] ​​​​​​​​​​​​In one aspect of the present invention, the second circuit controls the timing of supplying the signal supplied to the third wiring, the signal supplied to the fourth wiring, or the signal supplied to the fifth wiring to the gate of the first transistor, and supplies the signal supplied to the fourth wiring or the voltage of the sixth wiring. It may function as a control circuit that raises, decreases, or maintains the potential of the gate of the first transistor, or makes the potential of the gate of the first transistor in a floating state. According to the signal supplied to the signal supplied to the third wiring, the fourth wiring, or the fifth wiring, the timing of supplying the signal supplied to the fourth wiring or the voltage of the sixth wiring to the gate of the first transistor is controlled, and it may function as a control circuit that raises, decreases, or maintains the potential of the gate of the first transistor, or makes the potential of the gate of the first transistor in a floating state. According to the signal supplied to the signal supplied to the third wiring, the fourth wiring, or the fifth wiring, the timing of supplying the signal supplied to the fourth wiring or the voltage of the sixth wiring to the gate of the first transistor is controlled, and it may function as a control circuit that raises, decreases, or maintains the potential of the gate of the first transistor, or makes the potential of the gate of the first transistor in a floating state. 。

[0020] In one aspect of the present invention, the first circuit includes a fourth transistor, a fifth transistor, a sixth transistor, and a seventh transistor. The fourth transistor has a first terminal electrically connected to the second wiring, a second terminal electrically connected to the gate of the second transistor. The fifth transistor has a first terminal electrically connected to the sixth wiring, a second terminal electrically connected to the gate of the second transistor, and a gate electrically connected to the first wiring. The sixth transistor has a first terminal electrically connected to the second wiring, a second terminal electrically connected to the gate of the fourth transistor, and a gate electrically connected to the second wiring. The seventh transistor has a first terminal electrically connected to the sixth wiring, a second terminal electrically connected to the gate of the fourth transistor, and a gate electrically connected to the first wiring. In one aspect of the present invention, the first circuit includes a fourth transistor, a fifth transistor, a sixth transistor, and a seventh transistor. The fourth transistor has a first terminal electrically connected to the second wiring, a second terminal electrically connected to the gate of the second transistor. The fifth transistor has a first terminal electrically connected to the sixth wiring, a second terminal electrically connected to the gate of the second transistor, and a gate electrically connected to the first wiring. The sixth transistor has a first terminal electrically connected to the second wiring, a second terminal electrically connected to the gate of the fourth transistor, and a gate electrically connected to the second wiring. The seventh transistor has a first terminal electrically connected to the sixth wiring, a second terminal electrically connected to the gate of the fourth transistor, and a gate electrically connected to the first wiring. In one aspect of the present invention, the first circuit includes a fourth transistor, a fifth transistor, a sixth transistor, and a seventh transistor. The fourth transistor has a first terminal electrically connected to the second wiring, a second terminal electrically connected to the gate of the second transistor. The fifth transistor has a first terminal electrically connected to the sixth wiring, a second terminal electrically connected to the gate of the second transistor, and a gate electrically connected to the first wiring. The sixth transistor has a first terminal electrically connected to the second wiring, a second terminal electrically connected to the gate of the fourth transistor, and a gate electrically connected to the second wiring. The seventh transistor has a first terminal electrically connected to the sixth wiring, a second terminal electrically connected to the gate of the fourth transistor, and a gate electrically connected to the first wiring. In one aspect of the present invention, the first circuit includes a fourth transistor, a fifth transistor, a sixth transistor, and a seventh transistor. The fourth transistor has a first terminal electrically connected to the second wiring, a second terminal electrically connected to the gate of the second transistor. The fifth transistor has a first terminal electrically connected to the sixth wiring, a second terminal electrically connected to the gate of the second transistor, and a gate electrically connected to the first wiring. The sixth transistor has a first terminal electrically connected to the second wiring, a second terminal electrically connected to the gate of the fourth transistor, and a gate electrically connected to the second wiring. The seventh transistor has a first terminal electrically connected to the sixth wiring, a second terminal electrically connected to the gate of the fourth transistor, and a gate electrically connected to the first wiring. In one aspect of the present invention, the first circuit includes a fourth transistor, a fifth transistor, a sixth transistor, and a seventh transistor. The fourth transistor has a first terminal electrically connected to the second wiring, a second terminal electrically connected to the gate of the second transistor. The fifth transistor has a first terminal electrically connected to the sixth wiring, a second terminal electrically connected to the gate of the second transistor, and a gate electrically connected to the first wiring. The sixth transistor has a first terminal electrically connected to the second wiring, a second terminal electrically connected to the gate of the fourth transistor, and a gate electrically connected to the second wiring. The seventh transistor has a first terminal electrically connected to the sixth wiring, a second terminal electrically connected to the gate of the fourth transistor, and a gate electrically connected to the first wiring. In one aspect of the present invention, the first circuit includes a fourth transistor, a fifth transistor, a sixth transistor, and a seventh transistor. The fourth transistor has a first terminal electrically connected to the second wiring, a second terminal electrically connected to the gate of the second transistor. The fifth transistor has a first terminal electrically connected to the sixth wiring, a second terminal electrically connected to the gate of the second transistor, and a gate electrically connected to the first wiring. The sixth transistor has a first terminal electrically connected to the second wiring, a second terminal electrically connected to the gate of the fourth transistor, and a gate electrically connected to the second wiring. The seventh transistor has a first terminal electrically connected to the sixth wiring, a second terminal electrically connected to the gate of the fourth transistor, and a gate electrically connected to the first wiring. In one aspect of the present invention, the first circuit includes a fourth transistor, a fifth transistor, a sixth transistor, and a seventh transistor. The fourth transistor has a first terminal electrically connected to the second wiring, a second terminal electrically connected to the gate of the second transistor. The fifth transistor has a first terminal electrically connected to the sixth wiring, a second terminal electrically connected to the gate of the second transistor, and a gate electrically connected to the first wiring. The sixth transistor has a first terminal electrically connected to the second wiring, a second terminal electrically connected to the gate of the fourth transistor, and a gate electrically connected to the second wiring. The seventh transistor has a first terminal electrically connected to the sixth wiring, a second terminal electrically connected to the gate of the fourth transistor, and a gate electrically connected to the first wiring. In one aspect of the present invention, the first circuit includes a fourth transistor, a fifth transistor, a sixth transistor, and a seventh transistor. The fourth transistor has a first terminal electrically connected to the second wiring, a second terminal electrically connected to the gate of the second transistor. The fifth transistor has a first terminal electrically connected to the sixth wiring, a second terminal electrically connected to the gate of the second transistor, and a gate electrically connected to the first wiring. The sixth transistor has a first terminal electrically connected to the second wiring, a second terminal electrically connected to the gate of the fourth transistor, and a gate electrically connected to the second wiring. The seventh transistor has a first terminal electrically connected to the sixth wiring, a second terminal electrically connected to the gate of the fourth transistor, and a gate electrically connected to the first wiring. In one aspect of the present invention, the first circuit includes a fourth transistor, a fifth transistor, a sixth transistor, and a seventh transistor. The fourth transistor has a first terminal electrically connected to the second wiring, a second terminal electrically connected to the gate of the second transistor. The fifth transistor has a first terminal electrically connected to the sixth wiring, a second terminal electrically connected to the gate of the second transistor, and a gate electrically connected to the first wiring. The sixth transistor has a first terminal electrically connected to the second wiring, a second terminal electrically connected to the gate of the fourth transistor, and a gate electrically connected to the second wiring. The seventh transistor has a first terminal electrically connected to the sixth wiring, a second terminal electrically connected to the gate of the fourth transistor, and a gate electrically connected to the first wiring. In one aspect of the present invention, the first circuit includes a fourth transistor, a fifth transistor, a sixth transistor, and a seventh transistor. The fourth transistor has a first terminal electrically connected to the second wiring, a second terminal electrically connected to the gate of the second transistor. The fifth transistor has a first terminal electrically connected to the sixth wiring, a second terminal electrically connected to the gate of the second transistor, and a gate electrically connected to the first wiring. The sixth transistor has a first terminal electrically connected to the second wiring, a second terminal electrically connected to the gate of the fourth transistor, and a gate electrically connected to the second wiring. The seventh transistor has a first terminal electrically connected to the sixth wiring, a second terminal electrically connected to the gate of the fourth transistor, and a gate electrically connected to the first wiring.

[0021] In one aspect of the present invention, the second circuit includes an eighth transistor, a ninth transistor, a tenth transistor, an eleventh transistor, and a twelfth transistor. The eighth transistor has a first terminal electrically connected to the fourth wiring, a second terminal electrically connected to the gate of the first transistor. In one aspect of the present invention, the second circuit includes an eighth transistor, a ninth transistor, a tenth transistor, an eleventh transistor, and a twelfth transistor. The eighth transistor has a first terminal electrically connected to the fourth wiring, a second terminal electrically connected to the gate of the first transistor. In one aspect of the present invention, the second circuit includes an eighth transistor, a ninth transistor, a tenth transistor, an eleventh transistor, and a twelfth transistor. The eighth transistor has a first terminal electrically connected to the fourth wiring, a second terminal electrically connected to the gate of the first transistor. is electrically connected to the gate of the transistor, and the gate is electrically connected to the third wiring, and the ninth The transistor has a first terminal electrically connected to the gate of the first transistor, and a second terminal electrically connected to the fourth wiring, and the gate is electrically connected to the fourth wiring, and the tenth The transistor has a first terminal electrically connected to the gate of the first transistor, and a second terminal electrically connected to the sixth wiring, and the gate is electrically connected to the fifth wiring, and the first The transistor has a first terminal electrically connected to the first wiring, and a second terminal electrically connected to the sixth wiring, and the gate is electrically connected to the fifth wiring, and the twelfth transistor has a first terminal electrically connected to the first wiring, and a second terminal electrically connected to the sixth wiring and the gate may be electrically connected to the third wiring.

[0022] In one aspect of the present invention, the drive circuit may be formed on the same substrate as the pixel. .

[0023] In one aspect of the present invention, the channel width of the first transistor may be larger than the channel widths of the second transistor and the third transistor.

[0024] Note that switches can be of various forms. Examples include electrical switches and mechanical switches. That is, any device that can control the flow of current is acceptable and is not limited to a specific one. For example, as a switch, a transistor (e.g., a bipolar transistor, a MOS transistor, etc.), a diode (e.g., a PN diode, a PIN diode, a Schottky diode, a MIM (Metal Insulator Metal) diodes, MIS (Metal Insulator Semicon ductor) diodes, transistor with diode connection, etc.) etc. can be used . Or, a logic circuit combining these can be used as a switch.

[0025] Examples of mechanical switches include those using MEMS (Micro-Electro-Mechanical System) technology, such as Digital Micro-Mirror Device (DMD). There are switches using MEMS (Micro-Electro-Mechanical System) technology, such as Digital Micro-Mirror Device (DMD).

[0026] In addition, a CMOS type switch can also be used as a switch using both N-channel transistors and P-channel transistors.

[0027] When it is explicitly described that A and B are connected, it shall include the case where A and B are electrically connected, the case where A and B are functionally connected, and the case where A and B are directly connected. Here, A and B are assumed to be objects (for example, devices, elements, circuits, wirings, electrodes, terminals, conductive films, layers, etc.). Therefore, it is not limited to a predetermined connection relationship, for example, the connection relationship shown in the figure or the text, but also includes those other than the connection relationship shown in the figure or the text. When it is explicitly described that A and B are connected, it shall include the case where A and B are electrically connected, the case where A and B are functionally connected, and the case where A and B are directly connected. Here, A and B are assumed to be objects (for example, devices, elements, circuits, wirings, electrodes, terminals, conductive films, layers, etc.). Therefore, it is not limited to a predetermined connection relationship, for example, the connection relationship shown in the figure or the text, but also includes those other than the connection relationship shown in the figure or the text. Here, A and B are assumed to be objects (for example, devices, elements, circuits, wirings, electrodes, terminals, conductive films, layers, etc.). Therefore, it is not limited to a predetermined connection relationship, for example, the connection relationship shown in the figure or the text, but also includes those other than the connection relationship shown in the figure or the text. For example, when A and B are electrically connected, one or more elements (for example, switches, transistors, capacitive elements, inductors, resistive elements, diodes, etc.) enabling the electrical connection between A and B may be connected between A and B. Or, when A and B are functionally connected, a circuit (for example, For example, when A and B are electrically connected, one or more elements (for example, switches, transistors, capacitive elements, inductors, resistive elements, diodes, etc.) enabling the electrical connection between A and B may be connected between A and B. Or, when A and B are functionally connected, a circuit (for example, For example, when A and B are electrically connected, one or more elements (for example, switches, transistors, capacitive elements, inductors, resistive elements, diodes, etc.) enabling the electrical connection between A and B may be connected between A and B. Or, when A and B are functionally connected, a circuit (for example,

[0028] For example, when A and B are electrically connected, one or more elements (for example, switches, transistors, capacitive elements, inductors, resistive elements, diodes, etc.) enabling the electrical connection between A and B may be connected between A and B. Or, when A and B are functionally connected, a circuit (for example, For example, when A and B are electrically connected, one or more elements (for example, switches, transistors, capacitive elements, inductors, resistive elements, diodes, etc.) enabling the electrical connection between A and B may be connected between A and B. Or, when A and B are functionally connected, a circuit (for example, For example, when A and B are electrically connected, one or more elements (for example, switches, transistors, capacitive elements, inductors, resistive elements, diodes, etc.) enabling the electrical connection between A and B may be connected between A and B. Or, when A and B are functionally connected, a circuit (for example, For example, when A and B are functionally connected, a circuit (for example, ​​If there are, for example, a logic circuit (such as an inverter, NAND circuit, NOR circuit, etc.), a signal conversion circuit (such as a DA conversion circuit, AD conversion circuit, gamma correction circuit, etc.), a potential level conversion circuit (such as a power supply circuit (boost circuit , buck circuit, etc.), a level shifter circuit that changes the potential level of a signal, etc.), a voltage source, a current source , a switching circuit, an amplification circuit (a circuit that can increase the signal amplitude or current amount, etc., an operational amplifier , a differential amplification circuit, a source follower circuit, a buffer circuit, etc.), a signal generation circuit, a memory circuit, a control circuit, etc.), one or more of them may be connected between A and B. For example, even if another circuit is sandwiched between A and B and the signal output from A is transmitted to B, A and B are considered to be functionally connected.

[0029] In addition, when it is explicitly described that A and B are electrically connected, it includes the case where A and B are electrically connected (that is, when they are connected with another element or another circuit sandwiched between A and B), the case where A and B are functionally connected (that is, when they are functionally connected with another circuit sandwiched between A and B), and the case where A and B are directly connected (that is, when they are connected without another element or another circuit sandwiched between A and B). That is, when it is explicitly described that they are electrically connected, it is considered to be the same as when it is only explicitly described that they are connected.

[0030] In addition, a display element, a display device having the display element, a light-emitting element, and a light-emitting device having the light-emitting element can use various forms and have various elements. For example, as the display element, display device, light-emitting element, or light-emitting device, EL (electrolumine scence) can be used. Sense) element (EL element including organic and inorganic substances, organic EL element, inorganic EL element), LE D (white LED, red LED, green LED, blue LED, etc.), transistor (transistor that emits light according to current), electron-emitting element, liquid crystal element, electronic ink, electrophoretic element, g rating light valve (GLV), plasma display (PDP), digital micro mirror device (DMD), piezoelectric ceramic display, carbon nanotube, etc., can have a display medium in which contrast, brightness, reflectance, transmittance, etc. change due to electromagnetic action. Note that a liquid crystal element is an element that controls light transmission or non-transmission by the optical modulation action of liquid crystal, and is composed of a pair of electrodes and liquid crystal. Note that the optical modulation action of liquid crystal is

[0031] controlled by an electric field applied to the liquid crystal (including a horizontal electric field, a vertical electric field, or an oblique electric field). Note that as liquid crystal elements, nematic liquid crystal, cholesteric liquid crystal, smectic liquid crystal, discotic liquid crystal, thermotropic liquid crystal, lyotropic liquid crystal, low molecular liquid crystal , polymer liquid crystal, polymer dispersed liquid crystal (PDLC), ferroelectric liquid crystal, antiferroelectric liquid crystal, main chain liquid crystal , side chain polymer liquid crystal, plasma addressed liquid crystal (PALC), banana type liquid crystal, etc. can be mentioned. Also, as the driving method of liquid crystal, TN (Twisted Nematic) mo de, STN (Super Twisted Nematic) mode, IPS (In- Plane-Switching) mode, FFS (Fringe Field Swi tching) mode, MVA (Multi-domain Vertical Ali gnment) mode, PVA (Patterned Vertical Alignm ent) mode, etc. can be mentioned. Plane-Switching) mode, FFS (Fringe Field Swi tching) mode, MVA (Multi-domain Vertical Ali gnment) mode, PVA (Patterned Vertical Alignm ent) mode, ASV (Advanced Super View) mode, ASM ( Axially Symmetric aligned Micro-cell) mode , OCB (Optically Compensated Birefringence ) mode, ECB (Electrically Controlled Birefri ngence) mode, FLC (Ferroelectric Liquid Crys tal) mode, AFLC (AntiFerroelectric Liquid Cr ystal) mode, PDLC (Polymer Dispersed Liquid Crystal) mode, guest-host mode, blue phase (Blue Phase) mode and the like can be used. However, it is not limited thereto, and various ones can be used as the liquid crystal element and its driving method and the like.

[0032] In addition, as the light source, electroluminescence, cold cathode tube, hot cathode tube, LED, laser light source, mercury lamp, etc. can be used. However, it is not limited thereto, and various ones can be used as the light source and the like.

[0033] In addition, the configuration of the transistor can take various forms and is not limited to a specific configuration . For example, a multi-gate structure with two or more gate electrodes can be applied. When a multi gate structure is used, the channel regions are connected in series, so that a configuration in which a plurality of transistors are connected in series is obtained.

[0034] As another example, a structure in which gate electrodes are arranged above and below the channel can be applied .

[0035] A structure in which a gate electrode is disposed above a channel region, a gate electrode disposed below a channel region A structure, a positive stagger structure, an inverse stagger structure, a structure in which a channel region is divided into a plurality of regions A structure in which channel regions are connected in parallel, or a configuration in which channel regions are connected in series is also applicable. Further, a structure in which a source electrode or a drain electrode overlaps with a channel region (or a part thereof) is also applicable. Alternatively, a structure provided with an LDD region can be applied.

[0036] Note that when it is explicitly described that B is formed on A or B is formed above A, it is not limited to the case where B is formed directly in contact with A. It shall include the case where they are not in direct contact, that is, the case where another object is interposed between A and B. Here, it is assumed that A and B are objects (for example, devices, elements, circuits, wirings, electrodes, terminals, conductive films, layers, etc.).

[0037] Therefore, for example, when it is explicitly described that layer B is formed on (or above) layer A, it includes the case where layer B is formed directly in contact with layer A and the case where another layer (for example, layer C or layer D) is formed directly in contact with layer A and layer B is formed directly on top of it. Note that another layer (for example, layer C or layer D) may be a single layer or a multi-layer.

[0038] Furthermore, the same applies to the case where it is explicitly described that B is formed above A. It is not limited to the case where B is directly in contact with A, and it shall include the case where another object is interposed between A and B. Therefore, for example, when it is described that layer B is formed above layer A, In the case where layer B is formed directly on layer A, and in the case where another layer (such as layer C or layer D) is formed directly on layer A and layer B is formed directly on top of that. It shall include both cases. Note that another layer (such as layer C or layer D) may be a single layer or a multi-layer.

[0039] In addition, when it is explicitly described that B is formed on A, B is formed above A, or B is formed over A, it shall be construed to include the case where B is formed obliquely above.

[0040] The same applies to the case where B is below A or B is beneath A.

[0041] For those explicitly described as singular, it is desirable to be singular. However, it is not limited thereto and it is also possible to be plural. Similarly, for those explicitly described as plural, it is desirable to be plural. However, it is not limited thereto and it is also possible to be singular.

[0042] In the figures, the size, layer thickness, or area may be exaggerated for clarity. Therefore, it is not necessarily limited to that scale.

[0043] The figures schematically show ideal examples and are not limited to the shapes or values shown in the figures. For example, it can include variations in shape due to manufacturing techniques, variations in shape due to errors, variations in signals, voltages, or currents due to noise, or variations in signals, voltages, or currents due to timing deviations.

[0044] Note that the technical terms may be used for the purpose of describing specific embodiments, examples, etc., and are not limited to this. There are many cases, and it is not limited to this.

[0045] Note that words that are not defined (including scientific and technical words such as technical terms or academic terms) can be used as meanings equivalent to the general meanings understood by ordinary skilled persons in the art. Words defined by dictionaries, etc. are preferably interpreted in a meaning that does not conflict with the background of the related technology. are preferred.

[0046] Note that terms such as first, second, and third are used to distinguish various elements, members, regions, layers, and areas from others. Therefore, terms such as first, second, and third do not limit the number of elements, members, regions, layers, areas, etc. Further, for example, "the first" can be replaced with "the second" or "the third", etc.

Advantages of the Invention

[0047] One aspect of the present invention can increase the potential of the gate of a transistor. Or, one aspect of the present invention can prevent malfunction. Or, one aspect of the present invention can increase the Vgs of a transistor. Or, one aspect of the present invention can reduce the on-resistance of a transistor. Or, one aspect of the present invention can reduce the channel width of a transistor. Or, one aspect of the present invention can suppress or mitigate the degradation of a transistor. Or, one aspect of the present invention can reduce the layout area. Or, one aspect of the present invention can shorten the fall time or rise time of the output signal of a drive circuit such as a flip-flop, a shift register, or a scan line driving circuit. It can be achieved. Or, one aspect of the present invention can enlarge the display device. Or, one aspect of the present invention can increase the definition of the display device. Or, one aspect of the present invention can narrow the frame of the display device. Or, one aspect of the present invention can write an accurate signal to the pixel. Or, one aspect of the present invention can improve the display quality. Or, one aspect of the present invention can increase the yield. Or, one aspect of the present invention can reduce the cost. Or, one aspect of the present invention can reduce the smear or delay of the signal input to the shift register. Or, one aspect of the present invention can reduce the power consumption. Or, one aspect of the present invention can reduce the current capacity of the external circuit. Or, one aspect of the present invention can reduce the size of the external circuit or the size of the display device having the external circuit.

[0048]

Figure 1

Figure 2

Figure 3

Figure 4

Figure 5

Figure 6

Figure 7

Figure 8

Figure 9

Figure 10

Figure 11

Figure 12

Figure 13

Figure 14

Figure 15

Figure 16

Figure 17

Figure 18

Figure 19

Figure 20

Figure 21

Figure 22

Figure 23

Figure 24

Figure 25

Figure 26

Figure 27

Figure 28

Figure 29

Figure 30

Figure 31

Figure 32

Figure 33

Figure 34

[0049] Hereinafter, embodiments of the present invention will be described with reference to the drawings. The present invention may be embodied in many different ways without departing from the spirit and scope thereof. It will be readily understood by those skilled in the art that various modifications can be made to the modes and details of the present invention. It should not be construed as being limited to the description of the embodiment. In the drawings, the same reference numerals are used to indicate the same parts or the same components. A detailed description of the parts having various functions will be omitted.

[0050] Note that the content (or even a part of the content) described in one embodiment may be used in conjunction with that embodiment. Other content (or even part of content) described in the above, and / or one or more other implementations The content (or part of the content) described in the form of You can do things like:

[0051] The contents described in the embodiments are explained in detail in each embodiment using various drawings. This refers to the content that is stated or the content that is stated using the text in the specification.

[0052] In addition, a drawing (or a part thereof) described in one embodiment may be different from another part of the drawing, Another figure (or a part thereof) described in the embodiment, and / or one or more By combining with the figure (or a part thereof) described in another embodiment of the present invention, , and many more diagrams can be constructed.

[0053] (Embodiment 1) In this embodiment, an example of a semiconductor device will be described. The semiconductor device of this embodiment is As an example, it can be used in a shift register, a gate driver, a source driver, a display device, or the like. Note that the semiconductor device can be referred to as a flip-flop or a drive circuit.

[0054] First, an example of the semiconductor device of this embodiment will be described with reference to FIG. 1(A). FIG. 1 (A) shows a circuit 100. Note that the circuit 100 can be referred to as a semiconductor device, a drive circuit, or a flip flop.

[0055] The circuit 100 includes a transistor 101 (also referred to as a first transistor), a transistor 10 2 (also referred to as a second transistor), a transistor 103 (also referred to as a third transistor ), a circuit 104 (also referred to as a first circuit), and a circuit 105 (also referred to as a second circuit). The circuit 104 has a plurality of terminals such as a terminal 104a, a terminal 104b, a terminal 104c, and a terminal 104d. The circuit 105 has a plurality of terminals such as a terminal 105a, a terminal 105b, a terminal 105c, a terminal 105d, a terminal 105e, and a terminal 105f. However, it is not limited to this, and any of these transistors or any of these circuits can be omitted, or replaced with various elements such as a capacitor element, a resistor element, or a diode, or a circuit combined with any of these elements. Alternatively, various elements such as a transistor, a capacitor element, a resistor element, or a diode, or a circuit combined with any of these elements can be newly added. Or, a circuit formed by combining any of these elements can be newly added. Or, a circuit formed by combining any of these elements can be newly added. Or, a circuit ​​Depending on the configurations of circuit 104 and circuit 105, it is possible to add or omit terminals. It is possible.

[0056] As an example, assume that transistors 101 to 103 are of the N-channel type. An N-channel type transistor is assumed to turn on when the potential difference (Vgs) between the gate and the source exceeds the threshold voltage (Vth). However, it is not limited to this, and transistors 101 to 103 can be of the P-channel type. A P-channel type transistor is assumed to turn on when the potential difference (Vgs) between the gate and the source is lower than the threshold voltage (Vth). A transistor of the N-channel type is assumed to turn on when the potential difference (Vgs) between the gate and the source exceeds the threshold voltage (Vth). However, it is not limited to this, and transistors 101 to 103 can be of the P-channel type. A P-channel type transistor is assumed to turn on when the potential difference (Vgs) between the gate and the source is lower than the threshold voltage (Vth). th). However, it is not limited to this. 101 to 103 can be of the P-channel type. A P-channel type transistor is assumed to turn on when the potential difference (Vgs) between the gate and the source is lower than the threshold voltage (Vth). is assumed to turn on.

[0057] As an example, as shown in FIG. 28(A), circuit 104 is assumed to be a logic circuit combining a 2-input AND and a NOT. This combined logic circuit is assumed to take the logical product of one input signal (for example, the signal on wiring 113) and the inverted signal of the other input signal (for example, the signal on wiring 111). However, it is not limited to this. As circuit 104, as shown in FIG. 28(B), it is possible to use a 2-input NOR. In addition, various circuits can be used as circuit 104. is assumed to be a logic circuit combining a 2-input AND and a NOT. This combined logic circuit is assumed to take the logical product of one input signal (for example, the signal on wiring 113) and the inverted signal of the other input signal (for example, the signal on wiring 111). However, it is not limited to this. As circuit 104, as shown in FIG. 28(B), it is possible to use a 2-input NOR. In addition, various circuits can be used as circuit 104. signal (e.g., the signal on wiring 113) and the inverted signal of the other input signal (e.g., the signal on wiring 111). However, it is not limited to this. As circuit 104, as shown in FIG. 28(B), it is possible to use a 2-input NOR. In addition, various circuits can be used as circuit 104. 8(B), it is possible to use a 2-input NOR. In addition, various circuits can be used as circuit 104. As circuit 104, various circuits can be used.

[0058] As an example, circuits 104 and 105 are assumed to have one or more transistors. And the polarities of these transistors are assumed to be the same as those of transistors 101 to 103. By making the polarities of the transistors the same, it is possible to reduce the manufacturing process, improve the yield, improve the reliability, or reduce the cost. However, it is not limited to this. Circuits 104 and 105 can be N-channel type transistors and P are assumed to have one or more transistors. And the polarities of these transistors are assumed to be the same as those of transistors 101 to 103. By making the polarities of the transistors the same, it is possible to reduce the manufacturing process, improve the yield, improve the reliability, or reduce the cost. However, it is not limited to this. Circuits 104 and 105 can be N-channel type transistors and P channel type transistors. By making the polarities of the transistors the same, it is possible to reduce the manufacturing process, improve the yield, improve the reliability, or reduce the cost. However, it is not limited to this. Circuits 104 and 105 can be N-channel type transistors and P channel type transistors. It is possible to have a channel-type transistor. That is, circuits 104 and 105 can be CMOS circuits.

[0059] As an example, terminals 104a to 104c function as input terminals, and terminal 104d functions as an output terminal. And as an example, terminals 105a to 105d function as input terminals, and terminals 105e and 105f function as output terminals. However, it is not limited to this.

[0060] Note that circuit 104 and / or circuit 105 can have more terminals. Or, circuit 104 and / or circuit 105 can omit some of the terminals.

[0061] Next, an example of the connection relationship of circuit 100 will be described. The first terminal of transistor 101 is connected to wiring 112, and the second terminal of transistor 101 is connected to wiring 111. The first terminal of transistor 102 is connected to wiring 116, and the second terminal of transistor 102 is connected to wiring 111. The first terminal of transistor 103 is connected to wiring 11 6, the second terminal of transistor 103 is connected to the gate of transistor 101, and the gate of transistor 103 is connected to the gate of transistor 102. Circuit 104's terminal 104a is connected to wiring 112, circuit 104's terminal 104b is connected to wiring 1 11, circuit 104's terminal 104c is connected to wiring 116, and circuit 104's terminal 104d is connected to the gate of transistor 102. Circuit 105's terminal 105a is connected to wiring 113, circuit 105's terminal 105b is connected to wiring 114, circuit 1 Terminal 105c of 05 is connected to wiring 115, and terminal 105d of circuit 105 is connected to wiring 11 6, terminal 105e of circuit 105 is connected to the gate of transistor 101, and terminal 105f of circuit 105 is connected to wiring 111. However, it is not limited to this, and other connection configurations are also possible.

[0062] Note that the connection point of the gate of transistor 101, the second terminal of transistor 103, or terminal 105e of circuit 10 5 is indicated as node A. And the connection point of the gate of transistor 102, terminal 104d of circuit 104, or the gate of transistor 103 is indicated as node B. Note that node A and node B can be indicated as wiring or terminals.

[0063] Note that wiring 111, wiring 112, wiring 113, wiring 114, wiring 115, and wiring 116 can be indicated as terminals.

[0064] Note that as already described, new terminals can be added to circuit 104 and / or circuit 105. In such a case, the terminal can be connected to various wirings or various elements.

[0065] Note that any of wirings 111 to 116 can be omitted and / or new wiring can be added.

[0066] Next, an example of the signal or voltage input to or output from wirings 111 to 116 will be described. As an example, it is assumed that signal OUT is output from wiring 111. Signal OUT is often a digital signal having H level and L level, and is often the output signal of circuit 100, selection ​​function as a selection signal, a transfer signal, a start signal, a reset signal, a gate signal, or a scan signal is possible. For example, signal IN1 is input to wiring 112. Signal IN1 is often a digital signal and can function as a clock signal. For example, signal IN2 is input to wiring 113. Signal I N2 is often the inverted signal of signal IN1 or a signal with a 180° phase shift from signal IN1, and can function as an inverted clock signal. For example, signal IN3 is input to wiring 114. Signal IN3 is often a digital signal and can function as a start signal or a vertical synchronization signal. Or, when circuit 1 00 is used in a shift register or a display device, signal IN3 can function as a transfer signal from another stage (for example, the previous stage) or a signal for selecting another row (for example, the previous row). For example, signal IN4 is input to wiring 115. Signal IN 4 is often a digital signal and can function as a reset signal. Or, when circuit 100 is used in a shift register or a display device, signal IN4 can function as a signal for selecting another row (for example, the next row). For example, voltage V1 is input to wiring 116. Voltage V1 is often approximately equal to the signal OUT at the L level, signal IN1, signal IN2, signal IN3, or signal IN4, and can function as a ground voltage, a power supply voltage, or a negative power supply voltage. However, it is not limited to this, and various other signals, various currents, or various voltages can be input to wirings 111 to 116. For example, wirings 112, 113, 114 ​ and / or, a voltage such as voltage V1 or voltage V2 can be supplied to wiring 115 Or, signals such as signal OUT, signal IN1, signal IN2, signal IN3, or signal IN4 can be input to wiring 116. Or, without inputting signals or voltages such as to wiring 111, wiring 112, wiring 113, wiring 114, wiring 115, and / or wiring 116, these wirings can be made in a floating state.

[0067] Note that generally, it includes various errors such as errors due to noise, errors due to process variations, errors due to variations in the manufacturing process of elements, and / or measurement errors.

[0068] Note that wiring 111 (also referred to as the first wiring) can function as a signal line, a gate line, a scanning line, or an output signal line. Wiring 112 (also referred to as the second wiring) can function as a signal line or a clock signal line. Wiring 113 (also referred to as the third wiring) can function as a signal line or a clock signal line. Wiring 114 (also referred to as the fourth wiring) can function as a signal line. Wiring 115 (also referred to as the fifth wiring) can function as a signal line. Wiring 116 (also referred to as the sixth wiring) can function as a power line or a ground line. However, it is not limited to this, and wirings 111 to 116 can function as various other wirings. For example, when a voltage is supplied to wiring 112, wiring 113, wiring 114, and / or wiring 115, these wirings can function as power lines. Or, when a signal is input to wiring 116, wiring 116 can function as a signal line. ​ Alternatively, like the wiring 111, the wiring 114 and / or the wiring 115 can function as a signal line, a gate line , a scanning line, or an output signal line.

[0069] Note that a multiphase clock signal can be input to the circuit 100. For example, when it is indicated as an n-phase (n is a natural number) clock signal, the n-phase clock signal means n clock signals whose periods are shifted by 1 / n periods each. Alternatively, any two of the multiphase clock signals can be input to the wiring 112 and the wiring 113, respectively.

[0070] Note that as the signal IN1 or the signal IN2, a balanced clock signal can be used, or an unbalanced (also called non-balanced) clock signal can be used. Balance means that the period of the H level and the period of the L level in one period are equal. Unbalance means that the period of the H level and the period of the L level in one period are different.

[0071] Note that as an example, let the potential of the L-level signal be V1 and the potential of the H-level signal be V2. And assume that V2 > V1. And when indicating the voltage V2, the voltage V2 is approximately equal to the H level of the signal. However, it is not limited to this, and the potential of the L-level signal can be lower than V1 or higher than V1. Or the potential of the H-level signal can be lower than V2 or higher than V2.

[0072] Next, an example of the functions of the transistors 101 to 103 and the circuits 104 and 105 will be described. ​

[0073] Transistor 101 controls the timing of supplying the H-level signal IN1 to the wiring 111 according to the potential of node A, thereby controlling the timing at which the signal OUT becomes H-level. It has a function of functioning as a pull-up transistor or a bootstrap transistor. Transistor 101 controls the timing of supplying the H-level signal IN1 to the wiring 111 according to the potential of node A, thereby controlling the timing at which the signal OUT becomes H-level. It has a function of functioning as a pull-up transistor or a bootstrap transistor. Transistor 101 controls the timing of supplying the H-level signal IN1 to the wiring 111 according to the potential of node A, thereby controlling the timing at which the signal OUT becomes H-level. It has a function of functioning as a pull-up transistor or a bootstrap transistor. Transistor 102 has a function of controlling the timing of supplying the voltage V1 to the wiring 111 by controlling the conduction state between the wiring 116 and the wiring 111 according to the output signal of the circuit 104 or the potential of node B, and can function as a switch. Transistor 102 has a function of controlling the timing of supplying the voltage V1 to the wiring 111 by controlling the conduction state between the wiring 116 and the wiring 111 according to the output signal of the circuit 104 or the potential of node B, and can function as a switch. Transistor 102 has a function of controlling the timing of supplying the voltage V1 to the wiring 111 by controlling the conduction state between the wiring 116 and the wiring 111 according to the output signal of the circuit 104 or the potential of node B, and can function as a switch. Transistor 103 has a function of controlling the timing of supplying the voltage V1 to node A by controlling the conduction state between the wiring 116 and node A according to the output signal of the circuit 104 or the potential of node B, and can function as a switch. Transistor 103 has a function of controlling the timing of supplying the voltage V1 to node A by controlling the conduction state between the wiring 116 and node A according to the output signal of the circuit 104 or the potential of node B, and can function as a switch. Transistor 103 has a function of controlling the timing of supplying the voltage V1 to node A by controlling the conduction state between the wiring 116 and node A according to the output signal of the circuit 104 or the potential of node B, and can function as a switch. It is possible.

[0074] Circuit 104 controls the timing of supplying the signal IN3 or the voltage V1 to node B according to the signal OUT or the signal IN1, thereby having a function of increasing, decreasing, or maintaining the potential of node B, or a function of floating node B, and can function as a control circuit. Circuit 104 controls the timing of supplying the signal IN3 or the voltage V1 to node B according to the signal OUT or the signal IN1, thereby having a function of increasing, decreasing, or maintaining the potential of node B, or a function of floating node B, and can function as a control circuit. Circuit 104 controls the timing of supplying the signal IN3 or the voltage V1 to node B according to the signal OUT or the signal IN1, thereby having a function of increasing, decreasing, or maintaining the potential of node B, or a function of floating node B, and can function as a control circuit. And circuit 104 can have a function of controlling the conduction states of transistor 102 and transistor 103 by controlling the potential of node B. And circuit 104 can have a function of controlling the conduction states of transistor 102 and transistor 103 by controlling the potential of node B. For example, when the signal IN2 becomes L-level, circuit 104 has a function of decreasing the potential of node B by supplying the voltage V1 or the L-level signal IN2 to node B. For example, when the signal IN2 becomes L-level, circuit 104 has a function of decreasing the potential of node B by supplying the voltage V1 or the L-level signal IN2 to node B. As another example, when the signal OUT becomes H-level, circuit 104 supplies the voltage V1 or the L-level It has a function of reducing the potential of Node B by supplying a signal to Node B. Another example is that when the signal OUT is at the L level and the signal IN2 becomes at the H level, the voltage V2 or the signal IN2 at the H level is supplied to Node B, which has a function of raising the potential of Node B.

[0075] Circuit 105 has a function of raising, reducing, or maintaining the potential of Node A, or making Node A in a floating state, by controlling the timing of supplying the signal IN3 or the voltage V1 to Node A according to the signal IN2, the signal IN3, or the signal IN4, and can function as a control circuit. Or, circuit 105 has a function of reducing or maintaining the potential of wiring 111, or making wiring 111 in a floating state, by controlling the timing of supplying the voltage V1 to wiring 111 according to the signal IN2, the signal IN3, or the signal IN4. For example, when the signal IN2 or the signal IN3 becomes at the H level, circuit 105 has a function of raising the potential of Node A by supplying the signal IN3 at the H level or the voltage V2 to Node A. As another example, when the signal IN2 or the signal IN4 becomes at the H level, circuit 105 has a function of reducing the potential of Node A or the potential of wiring 111 by supplying the voltage V1 or the signal at the L level to Node A or wiring 111.

[0076] However, it is not limited to this, and transistors 101 to 103 and circuits 104 to 105 can have various other functions. Or, these elements or circuits can not have the functions described above.

[0077] ​​​​​​​​​​​​​Next, regarding the operation of the semiconductor device in Fig. 1(A), it will be described with reference to Fig. 1(B), Fig. 2(A), Fig. 2(B ), Fig. 2(C), Fig. 3(A), and Fig. 3(B). Fig. 1(B) is an example of a timing chart for explaining the operation of the semiconductor device. Fig. 1(B) shows an example of the signals IN1, IN2, IN3, IN4, the potential Va of node A, the potential Vb of node B, and the signal OUT during one operation period. And one operation period of the timing chart in Fig. 1(B) has periods T1, T2, T3, T4, and T5 . Fig. 2(A) is an example of a schematic diagram of the operation of the semiconductor device in Fig. 1(A) during period T1 . Fig. 2(B) is an example of a schematic diagram of the operation of the semiconductor device in Fig. 1(A) during period T2 . Fig. 2(C) is an example of a schematic diagram of the operation of the semiconductor device in Fig. 1(A) during period T3 . Fig. 3(A) is an example of a schematic diagram of the operation of the semiconductor device in Fig. 1(A) during period T4 . Fig. 3(B) is an example of a schematic diagram of the operation of the semiconductor device in Fig. 1(A) during period T5 .

[0078] As an example, when the signal IN3 becomes high level, the semiconductor device in Fig. 1(A) performs the operations during period T 1, the operation during period T2, and the operation during period T3 in sequence. And then, until the signal IN3 becomes high level again, the semiconductor device in Fig. 1(A) performs the operations during period T4 and the operation during period T5 in sequence repeatedly. However, it is not limited to this, and the semiconductor device in Fig. 1(A) can perform the operations during periods T1 to T5 in various orders.

[0079] First, during period T1, the signal IN1 becomes low level, the signal IN2 becomes high level, ​​Signal IN3 becomes high level and signal IN4 becomes low level. Since signal IN3 becomes high level , circuit 105 starts to increase the potential of node A. At this time, since signal IN1 becomes low level, circuit 104 starts to decrease the potential of node B to V1. Thus, transistors 102 and 103 turn off, so wiring 116 and wiring 111 are in a non-conductive state, and wiring 116 and node A are in a non-conductive state. After that, when the potential of node A reaches the sum of the potential of wiring 112 (V1) and the threshold voltage of transistor 101 (Vth101) (V1 + Vth101), transistor 101 turns on. Then, since wiring 112 and wiring 111 are in a conductive state, the low-level signal IN1 is supplied from wiring 112 through transistor 101 to wiring 111. Thus, the potential of wiring 111 becomes V1, so signal OUT becomes low level. After that, circuit 105 continues to increase the potential of node A further. And when circuit 105 increases the potential of node A to a certain value (at least V1 + Vth101 or more), the supply of signal or voltage to node A is stopped. Thus, node A becomes a floating state while maintaining the potential at this time (for example, V1 + Vth101 or more).

[0080] Note that in period T1, circuit 105 often supplies voltage V1 or a low-level signal to wiring 111. However, it is not limited to this. Circuit 105 can make circuit 105 and wiring 111 in a non-conductive state by not supplying voltage or signal etc. to wiring 111.

[0081] Next, in period T2, signal IN1 becomes high level, signal IN2 becomes low level,​ The signal IN3 becomes the L level, and the signal IN4 remains at the L level. Since the circuit 105 often does not supply a voltage or a signal etc. to the node A, the node A remains in a floating state while maintaining the potential (V1 + Vth101 or higher) during the period T1. Therefore, the transistor 101 remains on, and the wiring 112 and the wiring 111 remain in a conductive state. At this time, since the signal IN1 rises from the L level to the H level, the voltage of the wiring 111 starts to rise from V1. Then, since the node A is in a floating state, the potential of the node A rises due to the parasitic capacitance between the gate and the second terminal of the transistor 101. This is a so-called bootstrap operation. Thus, the potential of the node A rises to V2 + Vth10 1 + α (α is a positive number). Then, since the potential of the wiring 111 rises to the potential of the H-level signal IN2 that is, V2, the signal OUT becomes the H level. At this time, since the signal O UT becomes the H level, the circuit 104 supplies a voltage V1 or an L-level signal etc. to the node B to maintain the potential of the node B at V1. Therefore, the transistors 10 2 and the transistor 103 remain off, so the wiring 116 and the wiring 111 remain in a non-conductive state, and the wiring 116 and the node A remain in a non-conductive state.

[0082] [[ID=TA]]Note that in the period T2, the circuit 104 can make the circuit 104 and the node B in a non-conductive state by not supplying a signal or a voltage etc. to the node B. And the circuit 104 can make the node B in a floating state. Even in this case, since the node B is in a floating state, the potential of the node B often remains at V1.

[0083] ​​During period T2, circuit 105 does not supply a signal or voltage etc. to wiring 111, and thus it is possible to put circuit 105 and wiring 111 in a non-conductive state. However, not limited to this, circuit 105 can supply a voltage V2 or an H-level signal etc. to wiring 111.

[0084] Next, during period T3, signal IN1 becomes an L level, signal IN2 becomes an H level, signal IN3 remains at the L level, and signal IN4 becomes an H level. Since signal IN4 becomes an H level, circuit 105 decreases the potential of node A to be V1. Therefore, transistor 101 turns off, and thus wiring 112 and wiring 111 become non-conductive. Here, since the potential of node A is controlled by the voltage or signal supplied via circuit 105, the timing at which transistor 101 turns off is often later than the timing at which signal IN1 becomes an L level. That is, when transistor 101 is on, signal IN1 may become an L level. In this case, the L-level signal IN1 is supplied from wiring 11 2 to wiring 111 via transistor 101. Therefore, since the potential of wiring 111 becomes V1, signal OUT becomes an L level. At this time, since signal IN1 is at the L level, circuit 104 supplies an L-level signal IN2 or voltage V1 to node B to maintain the potential of node B at V1. Therefore, transistors 102 and transistor 103 remain off, and thus wiring 116 and wiring 111 remain non-conductive, and wiring 116 and node A remain non-conductive. During period T3, circuit 104 does not supply a signal or voltage etc. to node B.

[0085] ​​​​ It is possible to make the circuit 104 and the node B non-conductive by means of. And the circuit 104 can make the node B in a floating state. Even in this case, since the node B is in a floating state, the potential of the node B is often maintained at V1.

[0086] In addition, during the period T2, the circuit 105 can supply the wiring 111 with the voltage V1 or a signal of the L level. Or, the circuit 105 can make the circuit 105 and the wiring 111 non-conductive by not supplying a voltage or a signal or the like to the wiring 111. to the wiring 111. Or, the circuit 105 can make the circuit 105 and the wiring 111 non-conductive by not supplying a voltage or a signal or the like to the wiring 111. It is possible.

[0087] Next, during the period T4, the signal IN1 becomes the H level, the signal IN2 becomes the L level, the signal IN3 remains at the L level, and the signal IN4 becomes the L level. Since the signal OUT remains at the L level and the signal IN1 becomes the H level, the circuit 104 supplies the H-level signal IN1 or the voltage V2 to the node B to raise the potential of the node B to V2. Then, the transistor 102 and the transistor 103 are turned on, so that the wiring 11 6 and the wiring 111 become conductive, and the wiring 116 and the node A become conductive. Therefore the voltage V1 is supplied from the wiring 116 to the wiring 111 through the transistor 102, so that the potential of the wiring 111 is maintained at V1. And since the voltage V1 is supplied from the wiring 116 to the node A through the transistor 103, the potential of the node A is maintained at V1. In this way the signal OUT remains at the L level. the potential of the node A is maintained at V1. In this way the signal OUT remains at the L level.

[0088] In addition, the circuit 105 can supply the voltage V1 or a signal of the L level or the like to the wiring 111 or the node A. ​Alternatively, the circuit 105 may transmit a voltage or a signal to the wiring 111 or the node. By not supplying a voltage to node A, it is possible to put the circuit 105 and node A into a non-conductive state. Therefore, the circuit 105 and the wiring 111 can be brought out of electrical continuity.

[0089] Next, during a period T5, the signal IN1 goes to the L level, the signal IN2 goes to the H level, The signal IN3 remains at the L level, and the signal IN4 remains at the L level. Since the signal IN1 or voltage V1 is at the L level, the circuit 104 supplies the signal IN1 or voltage V1 at the L level to the node B. By supplying V, the potential at node B is decreased to V1. Since the transistor 102 and the transistor 103 are turned off, the wiring 116 and the wiring 111 are not conductive. The wiring 116 and the node A are brought into a non-conductive state. If a signal of V1 or L level is supplied to the wiring 111 or the node A, Alternatively, the potential of the node A is maintained at V1. Even if no supply is made to the line 111 or the node A, the potential of the line 111 or the node A is V 1 because the wiring 111 and the node A are in a floating state. This is because the potential (V1) at 4 is maintained. Thus, the signal OUT remains at the L level. This becomes:

[0090] The operation of the semiconductor device in FIG. In the period T2, the potential of the node A can be prevented from decreasing. During the period T2, the potential of the wiring 111 rises to a certain value until the potential of the wiring 111 rises to a certain value. 11 was in a conductive state. Therefore, the potential of node A was decreasing. However, in the semiconductor device of FIG. 1( A), during period T2, node A and wiring 111 do not become conductive . Therefore, a decrease in the potential of node A can be prevented. As a result, a decrease in Vgs of transistor 101 can be prevented. Or, Vgs of transistor 101 can be increased. Or, malfunction due to excessive decrease in the potential of node A can be prevented. Or, a decrease in Vgs of transistor 101 can be prevented , so the channel width (W) of transistor 101 can be reduced. Therefore, the layout area can be reduced. Or, since Vgs of transistor 101 can be increased , the on-resistance of transistor 101 can be reduced. Thus , a decrease in the fall time or rise time of signal OUT, or a decrease in the delay of signal OUT can be achieved.

[0091] Or, in the semiconductor device of FIG. 1(A), the polarities of all transistors can be N-channel type or P -channel type. Therefore, the number of processes can be reduced, the yield can be improved, the reliability can be improved, or the cost can be reduced. In particular, when all transistors are N-channel type, as the semiconductor layer of the transistor, a non-single crystal semiconductor, a microcrystalline semiconductor, an organic semiconductor , or an oxide semiconductor can be used. Therefore, the number of processes can be reduced, the yield can be improved, the reliability can be improved, or the cost can be reduced. However, it is not limited to this , and the semiconductor device of FIG. 1(A) can have a CMOS circuit composed of P-channel type transistors and N-channel type transistors . Or, the transistor As the semiconductor layer of the transistor, a single crystal semiconductor or a polycrystalline semiconductor can be used.

[0092] Or, in the semiconductor device of Fig. 1(A), in at least one of period T4 and period T5 the transistors 101 to 103 are turned off. Therefore, since the transistors do not remain on throughout one operation period it is possible to suppress characteristic degradation of the transistors such as an increase in threshold voltage or a decrease in mobility. In particular, when a non-single crystal semiconductor, a microcrystalline semiconductor, an organic semiconductor, or an oxide semiconductor is used as the semiconductor layer of the transistor characteristic degradation of the transistors often appears prominently. However, in the semiconductor device of Fig. 1(A), since characteristic degradation of the transistors can be suppressed, it becomes easy to use a non-single crystal semiconductor, a microcrystalline semiconductor, an organic semiconductor, or an oxide semiconductor as the semiconductor layer of the transistor However, it is not limited to this, and as the semiconductor layer, a polycrystalline semiconductor or a single crystal semiconductor can be used.

[0093] Note that period T2 can be indicated as the selection period, and the other periods (period T1, period T3, period T4, and period T5) can be indicated as non-selection periods. Or, periods T1, T2, T3, T4, and T5 can be indicated as a set period, an output period, a reset period, a first non-selection period, and a second non-selection period, respectively.

[0094] Note that in an example of the timing chart of Fig. 1(B), the case where signal IN1 and signal IN2 are in balance is shown, but it is not limited to this. As already described, signal IN1 and signal IN2 can be non-balanced. Or, the timing chart of Fig. 1(B) ​​​​In the case where the time that signal IN1 (or signal IN2) becomes the H level and the time that signal IN1 (or signal IN2) becomes the L level are approximately equal, that is, the duty ratio of signal IN1 and signal IN 2 is approximately 50%, this has been shown, but it is not limited to this. The duty ratio of signal IN1 and signal IN2 can be 50% or more, and can also be 50% or less. In FIG. 4(A), when signal IN1 and signal IN2 are unbalanced and the duty ratio of signal IN1 and signal IN2 is not 50%, a timing chart is shown. In the timing chart of FIG. 4(A), in period T2, when signal IN 1 becomes the H level, the potential of node A rises by the bootstrap operation, and signal OUT becomes the H level. Then, signal IN1 becomes the L level. In the timing chart of FIG. 1(B), at the same time as this, or slightly delayed, the potential of node A decreases so as to become V1. That is, when signal IN1 becomes the L level, at the same time as or slightly delayed, transistor 101 turns off. However, in the timing chart of FIG. 4(A), until signal IN4 becomes the H level, or until signal IN2 becomes the H level, the potential of node A remains high. That is, even after signal IN1 becomes the L level, transistor 101 remains on. Therefore, since wiring 112 and wiring 111 remain in a conductive state, the L-level signal IN1 is supplied from wiring 112 to wiring 111 via transistor 101. Then, since the channel width (W) of transistor 101 is often large, the potential of wiring 111 quickly decreases to V1. Therefore, the fall time of signal OUT can be shortened.

[0095] In FIG. 4(A), one period of signal IN1 is denoted as period Tck. And, among one period, the period during which signal IN1 is at the H level is denoted as period Tck(H), and the period during which signal IN1 is at the L level among one period is denoted as period Tck(L). Similarly, one period of signal IN2 is denoted as period Tckb. And, among one period, the period during which signal IN2 is at the H level is denoted as period Tckb(H), and the period during which signal IN2 is at the L level among one period is denoted as period Tckb(L). The relationship between period Tck and period Tckb, the relationship between period Tck(H) and period Tckb(H), and the relationship between period Tck(L) and period Tckb(L) are often Tck≒Tckb, Tck(H)≒Tckb(H), and Tck(L)≒Tckb(L), respectively. However, it is not limited to this. Among them, the period during which signal IN1 is at the H level is denoted as period Tck(H), and among one period, signal IN 1 is at the L level during the period denoted as period Tck(L). Similarly, one period of signal IN2 is denoted as period Tckb. And, among one period, the period during which signal IN2 is at the H level is denoted as period Tckb (H), and the period during which signal IN2 is at the L level among one period is denoted as period Tckb(L). The relationship between period Tck and period Tckb, the relationship between period Tck(H) and period Tckb(H), and the relationship between period Tck(L) and period Tckb(L) are often Tck≒Tckb, Tck(H)≒Tckb(H), and Tck(L)≒Tckb(L), respectively. However, it is not limited to this. However, it is not limited to this. However, it is not limited to this.

[0096] In FIG. 4(A), the relationship between period Tck(H) and period Tck(L) is preferably Tck( H)<Tck(L). Similarly, the relationship between period Tckb(H) and period Tckb (L) is preferably Tckb(H)<Tckb(L). By doing so, as described above, the fall time of signal OUT can be shortened. However, it is not limited to this, and it is possible that Tck(H)>Tck(L), and it is possible that Tc kb(H)>Tckb(L). However, it is not limited to this, and it is possible that Tck(H)>Tck(L), and it is possible that Tckb(H)>Tckb(L).

[0097] As shown in the timing chart of FIG. 4(A), it is possible to set signal OUT to the L level in the middle of period T2. To achieve this, signal IN 4 is set to the H level in the middle of period T2. Then, the circuit 100 in FIG. 1(A) forcibly operates in period T3, or During period T3, the circuit 100 in FIG. 1(A) forcibly operates, or starts an operation according to this. First, since signal IN4 becomes the H level, circuit 105 , by supplying a voltage V1 or a signal of the L level to node A and wiring 111, decreases the potentials of node A and wiring 111 so as to become V1. Therefore, signal OUT becomes the L level. Then, since signal OUT becomes the L level and signal IN1 remains at the H level , circuit 104 supplies the H-level signal IN1 to node B in the same manner as in period T4 to set the potential of node B to V2. Then, since transistors 102 and transistor 103 turn on, wiring 116 and wiring 111 become conductive, and wiring 116 and node A become conductive. Therefore, since voltage V1 is supplied from wiring 116 to wiring 111 through transistor 102, the potential of wiring 111 is maintained at V1. On the other hand, since voltage V1 is supplied from wiring 116 to node A through transistor 103, node A The potential of is maintained at V1. At this time, since the potential of node A is V1, transistor 101 turns off. Therefore, wiring 112 and wiring 111 become non-conductive. In this way , the period during which signal OUT becomes the H level can be made shorter than the time during which signal IN1 becomes the H level. As a result, the drive frequency becomes slower compared to the case where the time during which signal IN1 becomes the H level and the time during which signal OUT becomes the H level are approximately equal. Therefore, power consumption can be reduced.

[0098] Incidentally, as an example, among transistors 101 to 103, or among the transistors included in the semiconductor device of FIG. 1(A), it is preferable that the channel width of transistor 101 is the largest. By doing so, the on-resistance of transistor 101 is reduced. Therefore, the rising time or the falling time of the signal OUT can be shortened. However and not limited thereto, the channel width of the transistor 101 can be smaller than any of the transistors included in the semiconductor device of Fig. 1(A).

[0099] When referring to the channel width of a transistor, this can be rephrased as the W / L (W: channel width, L: channel length) ratio of the transistor.

[0100] As an example, the channel width of the transistor 102 is preferably larger than the channel width of the transistor 103. This is because the wiring 111 is often connected to a gate line or a pixel, etc., so the load of the wiring 111 is often larger than the load of the node A. And the transistor 102 has the function of supplying the voltage V1 to the wiring 111, and the transistor 103 has the function of supplying the voltage V1 to the node A. However and not limited thereto, the channel width of the transistor 102 can be smaller than the channel width of the transistor 103.

[0101] As an example, in the transistor 101, the parasitic capacitance between the gate and the second terminal is preferably larger than the parasitic capacitance between the gate and the first terminal. This is because during the period T2, the potential of the node A is likely to increase due to the bootstrap operation. Therefore, the area where the conductive layer functioning as the gate overlaps with the conductive layer functioning as the source or drain is preferably larger on the second terminal side than on the first terminal side. However, it is not limited thereto.

[0102] Note that the wiring can be divided into a plurality of wirings. And, the same signal or voltage can be input to the plurality of wirings, or different signals or voltages can be input. Alternatively, the plurality of wirings can be connected to the same wiring or the same element, or the plurality of wirings can be connected to different wirings or different elements. An example in FIG. 5(A) shows a configuration in the case where wiring 112 is divided into a plurality of wirings 112A to 112B and wiring 116 is divided into a plurality of wirings 116A to 116D. The first terminal of transistor 101 is connected to wiring 112A, and terminal 104 a of circuit 104 is connected to wiring 112B. The first terminal of transistor 102 is connected to wiring 116A, the first terminal of transistor 103 is connected to wiring 116B, terminal 104c of circuit 104 is connected to wiring 116C, and terminal 105d of circuit 105 is connected to wiring 116D. However, it is not limited thereto, and wiring 111, wiring 113, wiring 114, and / or wiring 115 can be divided into a plurality of wirings. Or, only one of wiring 112 and wiring 116 can be divided into a plurality of wirings.

[0103] Note that in FIG. 5(A), wirings 112A to 112B correspond to wiring 112 in FIG. 1(A). Therefore, signal IN1 can be input to wirings 112A to 112B, and wirings 112A to 112B can function as signal lines or clock signal lines. However, it is not limited thereto, and any voltage such as voltage V1 or voltage V2 can be supplied to wirings 112A to 112B, and wirings 112A to 112B can function as power supply lines. It is possible. Alternatively, different signals or different voltages can be input to wirings 112A to 112B. Alternatively, various other signals, various voltages, or various currents can be input to wirings 112A to 112B. In addition, in FIG. 5(A), wirings 116A to 116D correspond to wiring 116 in FIG. 1(A). Therefore, it is possible to supply voltage V1 to wirings 116A to 116D, and wirings 116A to 116D can function as power supply lines. However, it is not limited thereto. Signals such as signal OUT or signals IN1 to IN4 can be input to wirings 116A to 116D, and wirings 116A to 116D can function as signal lines. Alternatively, different voltages or different signals can be input to wirings 116A to 116D. Alternatively, various other signals, various voltages, or various currents can be input to wirings 116A to 116D.

[0104]

[0105] In addition, in FIG. 5(A), it is possible to input a signal that becomes an L level to wirings 116A and 116B during period T4. For example, it is possible to input signal IN2 to wirings 116A and 116B. In this case, as shown in FIG. 5(B), the first terminals of transistor 102 and transistor 103 can be connected to wiring 113. Thus, since a reverse bias can be applied to transistor 102 and transistor 103, characteristic degradation of transistor 102 and transistor 103 can be alleviated. However, it is not limited thereto. Input signal IN2 to one of line 116B, and only one of wiring 116A and wiring 116B can be connected to wiring 113. Alternatively, it is possible to input signal OUT, signal IN3, signal IN4, or other signals to wiring 116A and / or wiring 1 16B. In this case, the first terminal of transistor 103 and / or the first terminal of transistor 10 2 can be connected to wiring 111, wiring 114, or wiring 115. Alternatively, it is possible to input signal OUT, signal IN2, signal IN3, signal IN4, or other signals to wiring 116C and / or wiring 116D. In this case, terminal 104c of circuit 104 and / or terminal 105d of circuit 105 can be connected to wiring 111, wiring 1 13, wiring 114, or wiring 115. As shown in FIG. 6(A), it is possible to newly connect a capacitive element 121 between the gate and the second terminal of transistor 101. By doing so, during the bootstrap operation in period T2, the potential of node A can be increased. Therefore, the Vgs of transistor 101 becomes larger, so the fall time or rise time of signal OUT can be shortened. However, it is not limited to this, and as the capacitive element 121,

[0106] it is possible to use a transistor as a MOS capacitor. In this case, in order to increase the capacitance value of the transistor used as the MOS capacitor, the gate of the transistor is connected to node A and it is preferable that the first terminal or the second terminal of the transistor is connected to wiring 111.

[0107] Note that, similar to FIG. 6(A), in FIGS. 5(A) to (B) as well, it is possible to newly connect a capacitive element 121 between the gate of the transistor 101 and the second terminal. Or, it is possible to newly add a transistor in which the first terminal and the second terminal are connected to the wiring 111 and the gate is connected to the node A. Note that, as shown in FIG. 6(B), it is possible to newly add a transistor 122 in which the first terminal is connected to the wiring 111, the second terminal is connected to the node A, and the gate is connected to the wiring 112. The polarity of the transistor 122 is preferably the same as that of the transistors 101 to 103, and is often an N-channel type. However, it is not limited thereto, and the polarity of the transistor 122 can be a P-channel type. The transistor 122 has a function of controlling the timing at which the node A and the wiring 111 become conductive in response to the signal IN2, and can function as a switch. The transistor 122 turns on during the period T4 and makes the node A and the wiring 111 conductive.

[0108] Note that, similar to FIG. 6(B), in FIGS. 5(A) to (B) and FIG. 6(A) as well, it is possible to newly add a transistor 122 in which the first terminal is connected to the wiring 111, the second terminal is connected to the node A, and the gate is connected to the wiring 112. Note that, as shown in FIG. 6(C), it is possible to omit the transistor 103. In this case, during the period T4, the node A often becomes a floating state. However, it is not limited thereto, and it is possible to omit the transistor 102. In this case, during the period T4, Note that, as shown in FIG. 6(B), it is possible to newly add a transistor 122 in which the first terminal is connected to the wiring 111, the second terminal is connected to the node A, and the gate is connected to the wiring 112. The polarity of the transistor 122 is preferably the same as that of the transistors 101 to 103, and is often an N-channel type. However, it is not limited thereto, and the polarity of the transistor 122 can be a P-channel type. The transistor 122 has a function of controlling the timing at which the node A and the wiring 111 become conductive in response to the signal IN2, and can function as a switch. The transistor 122 turns on during the period T4 and makes the node A and the wiring 111 conductive. Note that, similar to FIG. 6(B), in FIGS. 5(A) to (B) and FIG. 6(A) as well, it is possible to newly add a transistor 122 in which the first terminal is connected to the wiring 111, the second terminal is connected to the node A, and the gate is connected to the wiring 112. Note that, as shown in FIG. 6(C), it is possible to omit the transistor 103. In this case, during the period T4, the node A often becomes a floating state. However, it is not limited thereto, and it is possible to omit the transistor 102. In this case, during the period T4,

[0109] Note that, similar to FIG. 6(B), in FIGS. 5(A) to (B), and FIG. 6(A) as well, it is possible to newly add a transistor 122 in which the first terminal is connected to the wiring 111, the second terminal is connected to the node A, and the gate is connected to the wiring 112. Note that, as shown in FIG. 6(C), it is possible to omit the transistor 103. In this case, during the period T4, the node A often becomes a floating state. However, it is not limited thereto, and it is possible to omit the transistor 102. In this case, during the period T4,

[0110] Note that, as shown in FIG. 6(C), it is possible to omit the transistor 103. In this case, during the period T4, the node A often becomes a floating state. However, it is not limited thereto, and it is possible to omit the transistor 102. In this case, during the period T4, Note that, as shown in FIG. 6(C), it is possible to omit the transistor 103. In this case, during the period T4, the node A often becomes a floating state. However, it is not limited thereto, The wiring 111 often becomes in a floating state. Thus, by omitting one of the transistor 102 and the transistor 103, the number of transistors can be reduced. Therefore, it is possible to reduce the layout area, or improve the yield, and the like.

[0111] Note that, similar to FIG. 6(C), in FIGS. 5(A) to (B) and FIGS. 6(A) to (B) as well, it is possible to omit the transistor 102 or the transistor 103. In particular, in FIG. 6 (B), it is preferable to omit one of the transistor 102 and the transistor 103. This is because, in FIG. 6(B), in the period T4, the node A and the wiring 111 are in a conductive state , so that the node A or the wiring 111 does not become in a floating state.

[0112] Note that, as shown in FIG. 7(A), the transistor 102 can be replaced with a diode 102a where one terminal (hereinafter also referred to as the positive electrode) is connected to the wiring 111 and the other terminal (hereinafter also referred to as the negative electrode) is connected to the node B. Alternatively, the transistor 103 can be replaced with a diode 103a where one terminal (hereinafter also referred to as the positive electrode) is connected to the node A and the other terminal (hereinafter also referred to as the negative electrode) is connected to the node B. In this case, the circuit 104 can decrease the potential of the node B to V1 in the period T4 and increase the potential of the node B to V2 in the periods T1, T2, and T5. However, it is not limited to this, and only one of the transistor 102 and the transistor 103 can be replaced with a diode. Or, it is possible to newly add the diode 102a and / or

[0113] Note that, similar to FIG. 7(A), in FIGS. 5(A) to (B) and FIGS. 6(A) to (C) as well, the transistor 102 can be replaced with a diode 102a having one terminal connected to the wiring 111 and the other terminal connected to the node B. Or, the transistor 10 3 can be replaced with a diode 103a having one terminal connected to the node A and the other terminal connected to the node B. Or, the diode 102a and / or the diode 103a can be newly added. 103a can be newly added. Note that, although not shown, in FIGS. 1(A), 5(A) to (B), 6(A) to (C), and FIG.

[0114] 7(A), the transistor 102 or the transistor 103 can be diode-connected. In this case, the first terminal of the transistor 102 is connected to the node B, the second terminal of the transistor 102 is connected to the wiring 111, and the gate of the transistor 102 is connected to the node B or the wiring 111. The first terminal of the transistor 103 is connected to the node B, the second terminal of the transistor 103 is connected to the node A, and the gate of the transistor 103 is connected to the node A or the node B. However, it is not limited thereto, and only one of the transistor 102 and the transistor 103 can be diode-connected. Note that, as shown in FIG. 7(B), the terminal 104b of the circuit 104 can be connected to the node A. By doing so, during the period T2, a signal of L level can be prevented from being input to the terminal 104b of the circuit 104, so that the potential of the node B can be maintained at V1.

[0115] Note that, as shown in FIG. 7(B), the terminal 104b of the circuit 104 can be connected to the node A. By doing so, during the period T2, a signal of L level can be prevented from being input to the terminal 104b of the circuit 104, so that the potential of the node B can be maintained at V1. By doing so, during the period T2, a signal of L level can be prevented from being input to the terminal 104b of the circuit 104, so that the potential of the node B can be maintained at V1. It becomes easier. Therefore, the potential of node B instantaneously rises, and it is possible to prevent transistors 102 and transistor 103 from turning on.

[0116] Note that, similar to FIG. 7(B), in FIGS. 5(A)-(B), FIGS. 6(A)-(C), and FIG. 7(A) as well, the terminal 104b of the circuit 104 can be connected to node A.

[0117] Note that, as shown in FIG. 7(C), it is possible to omit the circuit 105.

[0118] Note that, similar to FIG. 7(C), in FIGS. 5(A)-(B), FIGS. 6(A)-(C), and FIG. 7(A) -(B) as well, it is possible to omit the circuit 105.

[0119] Note that, as shown in FIG. 28(B), the terminal 104a of the circuit 104 can be connected to the wiring 113 . However, it is not limited thereto, and the terminal 104a of the circuit 104 can be connected to other various wirings, terminals, or nodes. Note that, similar to FIG. 28(B), in FIGS. 5(A)-(B), FIGS. 6(A)-(C), and FIG. 7(A)-(B) as well, the terminal 104a of the circuit 104 can be connected to the wiring 113.

[0120] Note that, as shown in FIG. 8(A), as transistors 101-103, P-channel type transistors can be used. Transistors 101p, 102p, and transistor 103p respectively correspond to transistors 101, 102, and transistor 103, and are of P-channel type. And, as shown in FIG. 8(B), when the polarity of the transistor is of P-channel type, the voltage V2 is supplied to the wiring 116, and the signal OUT, the signal ​Signal IN1, Signal IN2, Signal IN3, Signal IN4, the potential of node A, and the potential of node B It should be noted that they are inverted as compared with the timing chart of FIG. 1(B).

[0121] In FIG. 8(A), the polarities of the transistors included in circuit 104 and circuit 105 are preferably P-channel type. However, it is not limited thereto, and the polarities of the transistors included in circuit 104 and circuit 105 can be N-channel type.

[0122] Similar to FIGS. 8(A) and 8(B), in FIGS. 5(A) to (B), FIGS. 6(A) to (C) and FIGS. 7(A) to (C) as well, P-channel type transistors can be used as transistors 101 to 103.

[0123] (Embodiment 2) In this embodiment, a specific example of circuit 104 described in Embodiment 1 will be described. Note that circuit 104 can be shown as a semiconductor device, a drive circuit, or a gate driver. Note that the content described in Embodiment 1 will be omitted from the description. Note that the content described in Embodiment 1 can be freely combined with the content described in this embodiment.

[0124] First, an example of circuit 104 will be described with reference to FIG. 9(A). In an example of FIG. 9(A) circuit 104 includes transistor 201 (also referred to as the fourth transistor), transistor 202 (also referred to as the fifth transistor), transistor 203 (also referred to as the sixth transistor) and transistor 204 (also referred to as the seventh transistor). However, it is not limited thereto, and any of these transistors can be omitted. Or , any of these transistors can be replaced with various elements such as a capacitive element, a resistive element, or a diode, or a circuit combining any of these elements. Or, it is possible to newly add various elements such as a transistor, a capacitive element, a resistive element, or a diode, or a circuit combining any of these elements.

[0125] As an example, assume that transistors 201 to 204 are N-channel type. In particular, when the transistors 101 to 103 described in Embodiment 1 are N-channel type, it is preferable that transistors 201 to 204 are N-channel type. In this way, all the transistors can be made N-channel type. However, it is not limited to this, and transistors 201 to 204 can be P-channel type.

[0126] Next, an example of the connection relationship of circuit 104 will be described. The first terminal of transistor 201 is connected to wiring 112, and the second terminal of transistor 201 is connected to node B. The first terminal of transistor 202 is connected to wiring 116, the second terminal of transistor 202 is connected to node B, and the gate of transistor 202 is connected to wiring 111. The first terminal of transistor 203 is connected to wiring 112, the second terminal of transistor 203 is connected to the gate of transistor 2, and the gate of transistor 203 is connected to wiring 112. The first terminal of transistor 204 is connected to wiring 116, the second terminal of transistor 204 is connected to​ It is possible to have various connection configurations.

[0127] Note that the connection point of the gate of transistor 201, the second terminal of transistor 203, or the second terminal of transistor 204 is denoted as node C. Note that node C can be indicated by a wiring or a terminal. It is possible to indicate it.

[0128] Note that various signals, various voltages, or various currents can be input to wiring 111, wiring 112, or wiring 116 as described in Embodiment 1. Here, as an example, it is assumed that the signal OUT described in Embodiment 1 is input to wiring 111. As an example, it is assumed that the signal IN1 described in Embodiment 1 is input to wiring 112. As an example, it is assumed that the voltage V1 described in Embodiment 1 is supplied to wiring 116. However, it is not limited thereto.

[0129] Next, an example of the functions of transistors 201 to 204 will be described. Transistor 2 01 has a function of controlling the timing of supplying signal IN2 to node B according to the potential of node C, and can function as a bootstrap transistor or a switch. Transistor 202 has a function of controlling the timing of supplying voltage V1 to node B by controlling the conduction state between wiring 116 and node B according to the potential (signal OUT) of wiring 111, and can function as a switch. Transistor 203 has a function of floating node C after raising the potential of node C, and can function as a diode. Transistor 204 has a potential of wiring 111 ( According to the signal OUT), by controlling the conduction state between the wiring 116 and the node C, the electricity has a function of controlling the timing of supplying the voltage V1 to the node C and can function as a switch. However, it is not limited to this. The transistors 201 to 204 can also have various other functions. Or, these elements or circuits may not have the functions described above.

[0130] Next, the operation of the circuit 104 will be described with reference to FIGS. 1(B), 9(B), 9(C), 9(D), 9(E), and 9(F). FIG. 9(B) is an example of a schematic diagram of the operation of the circuit 104 in the period T1. FIG. 9(C) is an example of a schematic diagram of the operation of the circuit 104 in the period T2. FIG. 9(D) is an example of a schematic diagram of the operation of the circuit 104 in the period T3. FIG. 9(E) is an example of a schematic diagram of the operation of the circuit 104 in the period T4. FIG. 9(F) is an example of a schematic diagram of the operation of the circuit 104 in the period T5.

[0131] First, for the sake of convenience, the operations in the period T2 will be described first in order. In the period T2, the signal IN2 becomes the H level, and the signal OUT becomes the H level. Since the signal OUT becomes the H level, the transistors 202 and 204 turn on. Then, the wiring 116 and the node B are in a conductive state, and the wiring 116 and the node C are in a conductive state. Therefore, the voltage V1 is supplied from the wiring 1 16 to the node B through the transistor 202, so the potential of the node B decreases to V1. And since the voltage V1 is supplied from the wiring 116 to the node C through the transistor 204, the potential of the node C decreases. The potential of the node C at this time is the transistor It is determined by the operating points of the transistor 203 and the transistor 204. Here, as an example, the potential of node C is assumed to be lower than the sum of the voltage V1 and the threshold voltage (Vth201) of the transistor 201 (V1 + Vth201). Therefore, the transistor 201 is turned off, and the wiring 112 and the node B are in a non-conductive state. The potential of node C is lower than the sum of the voltage V1 and the threshold voltage (Vth201) of the transistor 201 (V1 + Vth201). Therefore, the transistor 201 is turned off, and the wiring 112 and the node B are in a non-conductive state. Therefore, the wiring 112 and the node B are in a non-conductive state.

[0132] Next, in the period T3, the signal IN1 becomes the L level, and the signal OUT becomes the L level. Since the signal OUT becomes the L level, the transistors 202 and 203 are turned off. Therefore, the wiring 116 and the node B are in a non-conductive state, and the wiring 116 and the node C are in a non-conductive state. And since the signal IN1 becomes the L level, the transistor 203 is turned off. Then, the node C becomes a floating state and maintains the potential in the period T2. Therefore, the transistor 201 remains off. Since the signal OUT becomes the L level, the transistors 202 and 203 are turned off. Therefore, the wiring 116 and the node B are in a non-conductive state, and the wiring 116 and the node C are in a non-conductive state. And since the signal IN1 becomes the L level, the transistor 203 is turned off. Then, the node C becomes a floating state and maintains the potential in the period T2. Therefore, the transistor 201 remains off.

[0133] Next, in the period T4, the signal IN1 becomes the H level, and the signal OUT remains the L level. Since the signal OUT remains the L level, the transistors 202 and 203 remain off. Therefore, the wiring 116 and the node B remain in a non-conductive state, and the wiring 116 and the node C remain in a non-conductive state. At this time, the signal IN1 becomes the H level. Then, the transistor 203 is turned on, and the wiring 112 and the node C are in a conductive state. Therefore, the H-level signal IN1 is supplied from the wiring 112 to the node C through the transistor 203, and the potential of the node C starts to rise. After that, when the potential of the node C becomes V1 + Vth201, the transistor 201 is turned on. Then, the wiring 112 and the node Next, in the period T4, the signal IN1 becomes the H level, and the signal OUT remains the L level. Since the signal OUT remains the L level, the transistors 202 and 203 remain off. Therefore, the wiring 116 and the node B remain in a non-conductive state, and the wiring 116 and the node C remain in a non-conductive state. At this time, the signal IN1 becomes the H level. Then, the transistor 203 is turned on, and the wiring 112 and the node C are in a conductive state. Therefore, the H-level signal IN1 is supplied from the wiring 112 to the node C through the transistor 203, and the potential of the node C starts to rise. After that, when the potential of the node C becomes V1 + Vth201, the transistor 201 is turned on. - Node B becomes conductive. Thus, the H-level signal IN1 is supplied from wiring 112 to node B via transistor 201, and the potential of node B starts to rise. Then, when the potential of node C reaches the value (V2 - Vth203) obtained by subtracting the threshold voltage (Vth203) of transistor 203 from the potential (V2) of the H-level signal IN1, transistor 203 turns off. Therefore, wiring 112 and node C become non-conductive. Then, since node C is in a floating state, the potential of node C continues to rise further due to the capacitive coupling of the parasitic capacitance between the gate of transistor 201 and the second terminal, that is, the bootstrap operation. And when the potential of this node C becomes higher than V2 + Vth201, the potential of node B rises to V2. Next, in period T5 or period T1, signal IN1 becomes L-level and signal OUT remains at L-level. Since signal OUT remains at L-level, transistors 202 and transistor 203 remain off. Therefore, wiring 116 and node B remain non-conductive, and wiring 116 and node C remain non-conductive. And when signal IN1 becomes L-level, transistor 203 turns off, so wiring 112 and node C remain non-conductive. Thus, node C is in a floating state and maintains a potential higher than V2 + Vth201. As a result, transistor 201 remains on, so wiring 112 and node B remain conductive. Thus, the L-level signal IN1 is supplied from wiring 112 to node B via transistor 201, and the potential of node B decreases to V1. At this time, since node C is in a floating state, between the gate of transistor 201 and the second terminal of transistor 201.

[0134] terminal.​​​​​​​​​​​​ Due to capacitive coupling of the parasitic capacitance between the terminal of 2, the potential often decreases. And the potential of node C decreases by the amount that has been raised by the bootstrap operation during period T4 in many cases.

[0135] Above, the circuit 104 in Fig. 9(A) has been described. The circuit 104 in Fig. 9(A) can raise the potential of node B to V2 by using the bootstrap operation. Therefore, the Vgs of the transistor 102 and the transistor 103 described in Embodiment 1 can be increased. As a result, the channel widths of the transistor 102 and the transistor 103 can be reduced, so that the layout area can be reduced. Or, even if the threshold voltages of the transistor 102 and the transistor 103 increase, the transistors can be easily turned on. Or, since the on-resistances of the transistor 102 and the transistor 103 are reduced, the potentials of node A and the wiring 111 can be easily maintained at V1. Or, in the circuit 104 of Fig. 9(A), the polarities of all the transistors can be made N-channel type or P-channel type. Therefore, the number of processes can be reduced, the yield can be improved, the reliability can be improved, or the cost can be reduced. In particular, when all the transistors are N-channel type, a non-single-crystalline semiconductor, a

[0136] microcrystalline semiconductor, an organic semiconductor, or an oxide semiconductor can be used as the semiconductor layer of the transistor. Thus, the number of processes can be reduced, the yield can be improved, the reliability can be improved, or the cost can be reduced. However, it is not limited to this. The circuit 104 in Fig. 9(A) includes P-channel type transistors and N-channel type transistors. transistors. It is possible to have a CMOS circuit composed of transistors. A single crystal semiconductor or a polycrystalline semiconductor can be used for the semiconductor layer of the transistor.

[0137] Alternatively, in the circuit 104 of FIG. 9A, during at least one of the periods T4 and T5, Therefore, the transistors 202 to 204 are turned off during one operation period. Since the transistor is not always on during operation, there are problems with the transistor such as an increase in threshold voltage or a decrease in mobility. In the periods T4 and T5, the deterioration of the characteristics of the node can be suppressed. C repeats the increase and decrease of the potential. This leads to deterioration of transistor characteristics such as an increase in threshold voltage or a decrease in mobility. In particular, the semiconductor layer of a transistor can be formed using a non-single-crystal semiconductor, a microcrystalline semiconductor, or the like. When a crystalline semiconductor, organic semiconductor, or oxide semiconductor is used, the characteristics of the transistor However, in the semiconductor device shown in FIG. Since this can suppress deterioration of characteristics, non-single crystal semiconductors are used as the semiconductor layer of transistors. It becomes easy to use a microcrystalline semiconductor, an organic semiconductor, an oxide semiconductor, or the like. However, the semiconductor layer may be formed using a polycrystalline semiconductor or a single-crystal semiconductor. is possible.

[0138] For example, the channel width of the transistor 203 is It is preferable that the width is smaller than the width of the transistor 203 during the period T2. This is to lower the potential of node C when transistor 204 is turned on. By way of example, the channel length of transistor 203 is preferably shorter than the channel length of transistor 204. However, it is not limited to this, and the channel width of transistor 203 can be larger than the channel width of transistor 204. Or, the channel length of transistor 203 can be smaller than the channel length of transistor 204. However, it is not limited to this. The channel width of transistor 203 can be larger than the channel width of transistor 204. Or, the channel length of transistor 203 can be smaller than the channel length of transistor 204. This is possible.

[0139] Incidentally, by way of example, the channel width of transistor 204 is preferably smaller than the channel width of transistor 202. This is because the load at node B is often larger than the load at node C. For the same reason, the channel width of transistor 203 is preferably smaller than the channel width of transistor 201. However, it is not limited to this, and the channel width of transistor 204 can be larger than the channel width of transistor 202. Or, the channel width of transistor 203 can be larger than the channel width of transistor 201. This is because the load at node B is often larger than the load at node C. For the same reason, the channel width of transistor 203 is preferably smaller than the channel width of transistor 201. However, it is not limited to this. The channel width of transistor 204 can be larger than the channel width of transistor 202. Or, the channel width of transistor 203 can be larger than the channel width of transistor 201. This is possible.

[0140] Incidentally, by way of example, the channel width of transistor 201 and the channel width of transistor 202 are preferably approximately equal. This is because both transistor 201 and transistor 202 control the potential at node C and are transistors of the same polarity. However, it is not limited to this, and the channel width of transistor 201 can be larger than the channel width of transistor 202, or it can be smaller. This is because both transistor 201 and transistor 202 control the potential at node C and are transistors of the same polarity. However, it is not limited to this, and the channel width of transistor 201 can be larger than the channel width of transistor 202, or it can be smaller. However, it is not limited to this. The channel width of transistor 201 can be larger than the channel width of transistor 202, or it can be smaller.

[0141] Incidentally, by way of example, transistors 201, 202, 203, and The channel width of the transistor 204 is preferably smaller than the channel width of the transistor 101, the transistor 102, or the transistor 103 described in the first embodiment. However, it is not limited to this, and the channel width of any one of the transistors 201 to 204 can be larger than the channel width of the transistor 101, the transistor 102, or the transistor 103 in FIG. 1(A). However, it is not limited to this, and the channel width of any one of the transistors 201 to 204 can be larger than the channel width of the transistor 101, the transistor 102, or the transistor 103 in FIG. 1(A). However, it is not limited to this, and the channel width of any one of the transistors 201 to 204 can be larger than the channel width of the transistor 101, the transistor 102, or the transistor 103 in FIG. 1(A). However, it is not limited to this, and the channel width of any one of the transistors 201 to 204 can be larger than the channel width of the transistor 101, the transistor 102, or the transistor 103 in FIG. 1(A). However, it is not limited to this, and the channel width of any one of the transistors 201 to 204 can be larger than the channel width of the transistor 101, the transistor 102, or the transistor 103 in FIG. 1(A).

[0142] As an example, similar to the transistor 101 described in the first embodiment, in the transistor 201, the parasitic capacitance between the gate and the second terminal is preferably larger than the parasitic capacitance between the gate and the first terminal. This is because the potential of the node C tends to increase due to the bootstrapping operation during the period T4. Therefore, the area where the conductive layer functioning as the gate and the conductive layer functioning as the source or drain overlap is preferably larger on the second terminal side than on the first terminal side. However, it is not limited to this. As an example, similar to the transistor 101 described in the first embodiment, in the transistor 201, the parasitic capacitance between the gate and the second terminal is preferably larger than the parasitic capacitance between the gate and the first terminal. This is because the potential of the node C tends to increase due to the bootstrapping operation during the period T4. Therefore, the area where the conductive layer functioning as the gate and the conductive layer functioning as the source or drain overlap is preferably larger on the second terminal side than on the first terminal side. However, it is not limited to this. As an example, similar to the transistor 101 described in the first embodiment, in the transistor 201, the parasitic capacitance between the gate and the second terminal is preferably larger than the parasitic capacitance between the gate and the first terminal. This is because the potential of the node C tends to increase due to the bootstrapping operation during the period T4. Therefore, the area where the conductive layer functioning as the gate and the conductive layer functioning as the source or drain overlap is preferably larger on the second terminal side than on the first terminal side. However, it is not limited to this. As an example, similar to the transistor 101 described in the first embodiment, in the transistor 201, the parasitic capacitance between the gate and the second terminal is preferably larger than the parasitic capacitance between the gate and the first terminal. This is because the potential of the node C tends to increase due to the bootstrapping operation during the period T4. Therefore, the area where the conductive layer functioning as the gate and the conductive layer functioning as the source or drain overlap is preferably larger on the second terminal side than on the first terminal side. However, it is not limited to this. As an example, similar to the transistor 101 described in the first embodiment, in the transistor 201, the parasitic capacitance between the gate and the second terminal is preferably larger than the parasitic capacitance between the gate and the first terminal. This is because the potential of the node C tends to increase due to the bootstrapping operation during the period T4. Therefore, the area where the conductive layer functioning as the gate and the conductive layer functioning as the source or drain overlap is preferably larger on the second terminal side than on the first terminal side. However, it is not limited to this. As an example, similar to the transistor 101 described in the first embodiment, in the transistor 201, the parasitic capacitance between the gate and the second terminal is preferably larger than the parasitic capacitance between the gate and the first terminal. This is because the potential of the node C tends to increase due to the bootstrapping operation during the period T4. Therefore, the area where the conductive layer functioning as the gate and the conductive layer functioning as the source or drain overlap is preferably larger on the second terminal side than on the first terminal side. However, it is not limited to this. As an example, similar to the transistor 101 described in the first embodiment, in the transistor 201, the parasitic capacitance between the gate and the second terminal is preferably larger than the parasitic capacitance between the gate and the first terminal. This is because the potential of the node C tends to increase due to the bootstrapping operation during the period T4. Therefore, the area where the conductive layer functioning as the gate and the conductive layer functioning as the source or drain overlap is preferably larger on the second terminal side than on the first terminal side. However, it is not limited to this.

[0143] A signal with an L-level potential lower than V1 can be input to the terminal 104b. Thus, a reverse bias can be applied to the transistor 202 and the transistor 204, so that the characteristic degradation of the transistor 202 and the transistor 204 can be alleviated. Or, a signal with an H-level potential lower than V2 can be input to the terminal 104b. Thus, the Vgs when the transistor 202 and the transistor 204 are on can be reduced, so that the characteristic degradation of the transistor 202 and the transistor 204 can be suppressed. In such a case, an L-level A signal with an L-level potential lower than V1 can be input to the terminal 104b. Thus, a reverse bias can be applied to the transistor 202 and the transistor 204, so that the characteristic degradation of the transistor 202 and the transistor 204 can be alleviated. Or, a signal with an H-level potential lower than V2 can be input to the terminal 104b. Thus, the Vgs when the transistor 202 and the transistor 204 are on can be reduced, so that the characteristic degradation of the transistor 202 and the transistor 204 can be suppressed. In such a case, an L-level A signal with an L-level potential lower than V1 can be input to the terminal 104b. Thus, a reverse bias can be applied to the transistor 202 and the transistor 204, so that the characteristic degradation of the transistor 202 and the transistor 204 can be alleviated. Or, a signal with an H-level potential lower than V2 can be input to the terminal 104b. Thus, the Vgs when the transistor 202 and the transistor 204 are on can be reduced, so that the characteristic degradation of the transistor 202 and the transistor 204 can be suppressed. In such a case, an L-level A signal with an L-level potential lower than V1 can be input to the terminal 104b. Thus, a reverse bias can be applied to the transistor 202 and the transistor 204, so that the characteristic degradation of the transistor 202 and the transistor 204 can be alleviated. Or, a signal with an H-level potential lower than V2 can be input to the terminal 104b. Thus, the Vgs when the transistor 202 and the transistor 204 are on can be reduced, so that the characteristic degradation of the transistor 202 and the transistor 204 can be suppressed. In such a case, an L-level A signal with an L-level potential lower than V1 can be input to the terminal 104b. Thus, a reverse bias can be applied to the transistor 202 and the transistor 204, so that the characteristic degradation of the transistor 202 and the transistor 204 can be alleviated. Or, a signal with an H-level potential lower than V2 can be input to the terminal 104b. Thus, the Vgs when the transistor 202 and the transistor 204 are on can be reduced, so that the characteristic degradation of the transistor 202 and the transistor 204 can be suppressed. In such a case, an L-level A signal with an L-level potential lower than V1 can be input to the terminal 104b. Thus, a reverse bias can be applied to the transistor 202 and the transistor 204, so that the characteristic degradation of the transistor 202 and the transistor 204 can be alleviated. Or, a signal with an H-level potential lower than V2 can be input to the terminal 104b. Thus, the Vgs when the transistor 202 and the transistor 204 are on can be reduced, so that the characteristic degradation of the transistor 202 and the transistor 204 can be suppressed. In such a case, an L-level A signal with an L-level potential lower than V1 can be input to the terminal 104b. Thus, a reverse bias can be applied to the transistor 202 and the transistor 204, so that the characteristic degradation of the transistor 202 and the transistor 204 can be alleviated. Or, a signal with an H-level potential lower than V2 can be input to the terminal 104b. Thus, the Vgs when the transistor 202 and the transistor 204 are on can be reduced, so that the characteristic degradation of the transistor 202 and the transistor 204 can be suppressed. In such a case, an L-level A signal whose potential is lower than V1, a signal whose H level potential is lower than V2, or a signal whose L level potential is lower than V3 It is possible to input a signal whose H level potential is lower than V1 and whose H level potential is lower than V2. However, the present invention is not limited to this, and the terminal 104b may be connected to a wiring other than the wiring 111. The wiring is connected to a signal whose L level potential is lower than V1 and a signal whose H level potential is lower than V2. or a signal whose L level potential is lower than V1 and whose H level potential is lower than V2 It is possible to input

[0144] As in the first embodiment, the wiring can be divided into multiple wirings. The same signal or voltage can be input to the multiple wirings, or different signals or Alternatively, the plurality of wirings may be connected to the same wiring or the same element. The plurality of wirings may be connected to separate wirings or separate elements. In one example of FIG. 10(A), the wiring 111 is connected to wirings 111A to 111B. The wiring 112 is divided into a plurality of wirings 112C to 112D. In this case, the wiring 116 is divided into a plurality of wirings 116E to 116F. The gate of the transistor 204 is connected to the wiring 111A. The gate of the transistor 202 is connected to the wiring 111B. The first terminal and the gate of the transistor 203 are connected to the wiring 112D. The first terminal of the transistor 202 is connected to the wiring 116E. The first terminal of the capacitor 204 is connected to the wiring 116F. However, the present invention is not limited to this. Only one or two of the wirings 111, 112, and 116 are divided into multiple wirings. This is possible. Alternatively, different signals or different voltages can be input to the gate of transistor 203 and the first terminal. In this case, the gate of transistor 203 and the first terminal can be connected to different wirings.

[0145] In addition, in FIG. 10(A), wirings 111A to 111B correspond to the wiring 111 in FIG. 9(A). Therefore, similar to the wiring 111, a signal OUT can be input to the wirings 111A to 111B, and the wirings 111A to 111B can function as signal lines. However, it is not limited to this, and voltages such as voltage V1 or voltage V2 can be supplied to the wirings 111A to 111B, and the wirings 111A to 111B can function as power supply lines. Alternatively, different signals or different voltages can be input to the wirings 111A to 111B. Alternatively, various other signals, various voltages, or various currents can be input to the wirings 111A to 111B.

[0146] In addition, in FIG. 10(A), wirings 112C to 112D correspond to the wiring 112 in FIG. 9(A). Therefore, similar to the wiring 112, a signal IN1 can be input to the wirings 112C to 112D, and the wirings 112C to 112D can function as signal lines. However, it is not limited to this, and voltages such as voltage V1 or voltage V2 can be supplied to the wirings 112C to 112D, and the wirings 112C to 112D can function as power supply lines. Alternatively, different signals or different voltages can be input to the wirings 112C to 112D. Alternatively, various other signals, various voltages, or various currents can be input to the wirings 112C to 112D. ​​​​​​It is possible to input various voltages or various currents.

[0147] In addition, in FIG. 10(A), wirings 116E to 116F correspond to the wiring 116 in FIG. 9(A). Therefore, similar to the wiring 116, it is possible to supply the voltage V1 to the wirings 116E to 116F, and the wirings 116E to 116F can function as power supply lines. However, it is not limited to this. By inputting signals such as the signal OUT or signals IN1 to IN4 to the wirings 116E to 116F, the wirings 116E to 116F can function as signal lines. Or, it is possible to supply different voltages or different signals to the wirings 116E to 116F. Or, it is also possible to input various other signals, various voltages, or various currents to the wirings 116E to 116F. In addition, in FIG. 10(A), it is possible to input a signal that becomes an L level to the wiring 116E and the wiring 116F during the period T2. For example, it is possible to input the signal IN2 to the wiring 116E and the wiring 116F. In this case, the wiring 116E and the wiring 116F can be connected to the wiring 113 described in Embodiment 1.

[0148] By doing so, a reverse bias is applied to the transistor 202 and the transistor 204, so that the characteristic degradation of the transistor 202 and the transistor 204 can be alleviated. However, it is not limited to this. It is possible to input the signal IN2 to only one of the wiring 116E and the wiring 116F. In this case, only one of the wiring 116E and the wiring 116F can be connected to the wiring 113. Or, the wiring 116E and / or the wiring 116F ​​​​It is possible to input signal IN3 or signal IN4 to 116F. In this case, wiring 116E and / or wiring 116F can be connected to wiring 114 or wiring 11 5 described in Embodiment 1.

[0149] In addition, in FIG. 10(A), it is possible to input signal IN2 to wiring 112D. In this case, the gate and the first terminal of transistor 203 can be connected to wiring 113. By doing so, in period T3, the potential of node C becomes a value (V2 - Vth203) obtained by subtracting the threshold voltage (Vth203) of transistor 203 from the potential (V2) of signal IN2 at the H level. Thereafter, in period T4, since signal IN1 becomes at the H level, the potential of node C further increases by the bootstrap operation from V2 - Vth203. Therefore, since the potential of node C increases, the Vgs of transistor 201 can be increased. As a result, the fall time and the rise time of the output signal (the potential of node B) of circuit 104 can be shortened. Or the delay of the output signal of circuit 104 can be reduced. However, it is not limited to this, and it is possible to supply voltage V2 to wiring 112D.

[0150] In addition, as shown in FIG. 10(B), it is possible to newly connect a capacitive element 221 between the gate and the second terminal of transistor 201. By doing so, similar to FIG. 6(A), the potential of node C can be increased. However, it is not limited to this, and similar to FIG. 6( A), a transistor in which the first terminal and the second terminal are connected to node B and the gate is connected to node C can be used as a MOS capacitor for capacitive element 221. ​ It is like this.

[0151] In addition, similar to FIG. 10(B), in FIG. 10(A) as well, a capacitor element 221 can be newly connected between the gate of transistor 201 and the second terminal. Alternatively, a transistor can be newly connected in which the first terminal and the second terminal are connected to node B and the gate is connected to node C. It is possible.

[0152] In addition, as shown in FIG. 10(C), it is possible to omit transistor 204. Also as shown in FIG. 10(D), it is possible to omit transistor 202. By doing so, the number of transistors can be reduced. Therefore, reduction of the layout area , improvement of the yield, etc. can be achieved. However, it is not limited to this, and it is possible to omit both transistor 202 and transistor 204.

[0153] In addition, similar to FIG. 10(C) or FIG. 10(D), in FIGS. 10(A) to (B) as well, it is possible to omit transistor 202 and / or transistor 204.

[0154] In addition, as shown in FIG. 10(E), transistor 202 can be replaced with a diode 202a in which one terminal (hereinafter also referred to as the positive electrode) is connected to node B and the other terminal (hereinafter also referred to as the negative electrode) is connected to wiring 111. Alternatively, transistor 203 can be replaced with a diode 203a in which one terminal (hereinafter also referred to as the positive electrode) is connected to node C and the other terminal (hereinafter also referred to as the negative electrode) is connected to wiring 111. In this case, at terminal 104b of circuit 104, an inverted signal of signal OUT or the potential of node A is used. It is possible. is used. It is possible to input an inverted signal. To achieve this, wiring 111, or node A can be connected to terminal 104b of circuit 104 via a circuit having a function of inverting an input signal, such as an inverter circuit, a NAND circuit, or a NOR circuit. However, it is not limited to this, and it is possible to replace one of transistor 202 and transistor 204 with a diode. Or, it is possible to newly add diode 202a and / or diode 203a. In addition, as in FIG. 10(E), also in FIGS. 10(A) to (D), it is possible to replace transistor 202 with diode 202a, one terminal of which is connected to node B and the other terminal of which is connected to wiring 111. Or, it is possible to replace transistor 203 with diode 203a, one terminal of which is connected to node C and the other terminal of which is connected to wiring 111. Or, it is possible to newly add diode 202a and / or diode 203a. Note that although not shown, in FIGS. 10(A) to (E), by connecting the first terminal of transistor 202 to wiring 111, the second terminal of transistor 202 to node B, and the gate of transistor 202 to wiring 111 or node B, it is possible to connect transistor 202 in a diode connection. Or, by connecting the first terminal of transistor 204 to wiring 111, the second terminal of transistor 204 to node C, and the gate of transistor 204 to wiring 111 or node C, it is possible to connect transistor 204 in a diode connection.

[0155] In addition, as in FIG. 10(E), also in FIGS. 10(A) to (D), it is possible to replace transistor 202 with diode 202a, one terminal of which is connected to node B and the other terminal of which is connected to wiring 111. Or, it is possible to replace transistor 203 with diode 203a, one terminal of which is connected to node C and the other terminal of which is connected to wiring 111. Or, it is possible to newly add diode 202a and / or diode 203a. Note that although not shown, in FIGS. 10(A) to (E), by connecting the first terminal of transistor 202 to wiring 111, the second terminal of transistor 202 to node B, and the gate of transistor 202 to wiring 111 or node B, it is possible to connect transistor 202 in a diode connection. Or, by connecting the first terminal of transistor 204 to wiring 111, the second terminal of transistor 204 to node C, and the gate of transistor 204 to wiring 111 or node C, it is possible to connect transistor 204 in a diode connection. Or, it is possible to replace transistor 203 with diode 203a, one terminal of which is connected to node C and the other terminal of which is connected to wiring 111. Or, it is possible to newly add diode 202a and / or diode 203a. Note that although not shown, in FIGS. 10(A) to (E), by connecting the first terminal of transistor 202 to wiring 111, the second terminal of transistor 202 to node B, and the gate of transistor 202 to wiring 111 or node B, it is possible to connect transistor 202 in a diode connection. Or, by connecting the first terminal of transistor 204 to wiring 111, the second terminal of transistor 204 to node C, and the gate of transistor 204 to wiring 111 or node C, it is possible to connect transistor 204 in a diode connection.

[0156] Note that although not shown, in FIGS. 10(A) to (E), by connecting the first terminal of transistor 202 to wiring 111, the second terminal of transistor 202 to node B, and the gate of transistor 202 to wiring 111 or node B, it is possible to connect transistor 202 in a diode connection. Or, by connecting the first terminal of transistor 204 to wiring 111, the second terminal of transistor 204 to node C, and the gate of transistor 204 to wiring 111 or node C, the first terminal of transistor 202 is connected to wiring 111, the second terminal of transistor 202 is connected to node B, and the gate of transistor 202 is connected to wiring 111 or node B, it is possible to connect transistor 202 in a diode connection. Or, by connecting the first terminal of transistor 204 to wiring 111, the second terminal of transistor 204 to node C, and the gate of transistor 204 to wiring 111 or node C, it is possible to connect transistor 204 in a diode connection. Or, it is possible to replace one of transistor 202 and transistor 204 with a diode. Or, it is possible to newly add diode 202a and / or diode 203a. Note that although not shown, in FIGS. 10(A) to (E), by connecting the first terminal of transistor 202 to wiring 111, the second terminal of transistor 202 to node B, and the gate of transistor 202 to wiring 111 or node B, it is possible to connect transistor 202 in a diode connection. Or, by connecting the first terminal of transistor 204 to wiring 111, the second terminal of transistor 204 to node C, and the gate of transistor 204 to wiring 111 or node C, , the transistor 204 can be diode-connected. However, it is not limited to this, and only one of the transistors 202 and 204 can be diode-connected. It is possible.

[0157] As shown in FIG. 10(F), P-channel transistors can be used as the transistors 201 to 204. In particular, when P-channel transistors are used as the transistors 101 to 103 in FIG. 1(A), it is preferable to use P-channel transistors as the transistors 201 to 204. The transistors 201p, 202p, 203p, and 204p respectively correspond to the transistors 201, 202, 203, and 204 and are P-channel type.

[0158] Similar to FIG. 10(F), P-channel transistors can also be used as the transistors 201 to 204 in FIGS. 10(A) to (E).

[0159] As already described, it is possible to use the configuration of the circuit 104 described in this embodiment for the circuit 104 included in the circuit 100 described in Embodiment 1. FIG. 11 shows, as an example, the configuration when an example of the circuit 104 in FIG. 9(A) is used for the circuit 104 included in the circuit 100 in FIG. 7(C). However, it is not limited to this, and the circuit 104 in FIG. 9(A), FIG. 10(A), FIG. 10(B), FIG. 10(C), FIG. 10(D), FIG. 10(E), FIG. 10(F), or a combination thereof can be used for the circuits in FIG. 1(A), FIG. 5(A), FIG. 5(B), FIG. 6(A), FIG. 6. ​​​​​​​​​​​​​(B), FIG. 6(C), FIG. 7(A), FIG. 7(B), FIG. 8(A), or a combination thereof In this case, the circuit 104 included in the circuit 100 can be used.

[0160] (Embodiment 3) In this embodiment, a specific example of the circuit 105 will be described. It is possible to refer to the device, the driver circuit, or the gate driver. The contents described in the second embodiment will not be described here. The content described in the second embodiment can be freely combined with the content described in this embodiment.

[0161] First, an example of the circuit 105 will be described with reference to FIG. In the circuit 105, a transistor 301 (also referred to as an eighth transistor) a transistor 302 (also referred to as a ninth transistor), a transistor 303 (also referred to as a tenth transistor), a transistor 304 (also referred to as an eleventh transistor), and a transistor 305 (also referred to as the twelfth transistor). However, the present invention is not limited to this. It is possible to omit any of the transistors. Any of these may be used as various elements such as a capacitance element, a resistance element, or a diode. It is possible to replace it with a circuit that combines any of the elements. Various elements such as a transistor, a capacitance element, a resistance element, or a diode, or It is possible to add a new circuit that combines any of these elements.

[0162] As an example, the transistors 301 to 305 are N-channel transistors. to the transistors 101 to 103 described in Embodiment 1 and the transistors 201 to 204 described in Embodiment 2, when they are N-channel type, the transistors 301 to 305 are , preferably N-channel type. Thus, all the transistors can have the same polarity. However, it is not limited to this, and the transistors 301 to 305 can be P-channel type.

[0163] Next, an example of the connection relationship of the circuit 105 in FIG. 12(A) will be described. The first terminal of the transistor 30 1 is connected to the wiring 114, the second terminal of the transistor 301 is connected to the node A, and the gate of the transistor 301 is connected to the wiring 114. The first terminal of the transistor 302 is connected to the wiring 114, the second terminal of the transistor 302 is connected to the node A, and the gate of the transistor 302 is connected to the wiring 113. The first terminal of the transistor 303 is connected to the wiring 116, the second terminal of the transistor 303 is , connected to the node A, and the gate of the transistor 303 is connected to the wiring 115. The first terminal of the transistor 304 is connected to the wiring 116, the second terminal of the transistor 304 is , connected to the wiring 111, and the gate of the transistor 304 is connected to the wiring 115. . The first terminal of the transistor 305 is connected to the wiring 116, the second terminal of the transistor 305 is connected to the wiring 111, and the gate of the transistor 305 is connected to the wiring 113. However, it is not limited to this, and various other connection configurations are possible.

[0164] Note that the wiring 113, the wiring 114, the wiring 115, or the wiring 116 includes what is described in Embodiment 1. It is possible to input various signals, various voltages, or various currents as described above. Here as an example, the signal IN2 described in Embodiment 1 is input to the wiring 113. As an example, the signal IN3 described in Embodiment 1 is input to the wiring 114. As an example, the signal IN4 shown in FIG. 1(B) or FIG. 3(A) is input to the wiring 115. As an example, the voltage V1 is supplied to the wiring 116. However, it is not limited thereto.

[0165] Next, an example of the functions of the transistors 301 to 305 will be described. The transistor 301 can control the timing of supplying the H-level signal IN2 to the node A in response to the signal IN3 and function as a diode. Alternatively, the transistor 301 has a function of controlling the timing of supplying the signal IN3 to the node A by controlling the conduction state between the wiring 114 and the node A according to the potential of the node A. The transistor 3 02 has a function of controlling the timing of supplying the signal IN3 to the node A by controlling the conduction state between the wiring 114 and the node A in response to the signal IN2, and can function as a switch. The transistor 303 has a function of supplying the voltage V1 to the node A by controlling the conduction state between the wiring 116 and the node A in response to the signal IN4, and can function as a switch. The transistor 304 has a function of supplying the voltage V1 to the wiring 111 by controlling the conduction state between the wiring 116 and the wiring 111 in response to the signal IN4, and can function as a switch. The transistor 3 05 controls the conduction state between the wiring 116 and the wiring 111 in response to the signal IN2. 11 by controlling the conduction state between the wiring 116 and the wiring 111, and can function as a switch. The transistor 3 05 controls the conduction state between the wiring 116 and the wiring 111 in response to the signal IN2. 111, and can function as a switch. However, the transistors 301 to 305 are not limited to these, and may have various other functions. Alternatively, these elements or circuits may have the functions described above. It is possible to do this.

[0166] Next, the operation of the circuit 105 will be described with reference to FIGS. 1(B), 12(B), 12(C), and 13( 13(A), 13(B), and 13(C). FIG. 13(B) shows the period T1 12C is an example of a schematic diagram of the operation of the circuit 105 in the period T2. 13A is a schematic diagram of the operation of the circuit 105 during the period T3. 13B is an example of a schematic diagram of the operation of the circuit 105 in the period T4. FIG. 13C is an example of a schematic diagram of the operation of the circuit 105 in the period T5. be.

[0167] First, in the period T1, the signal IN2 becomes H level, the signal IN3 becomes H level, and the signal Signal IN4 becomes L level. Signal IN3 becomes H level, so transistor 301 is turned on. At the same time, the signal IN2 goes high, so that the transistors 302 and Then, the wiring 114 and the node A are brought into a conductive state, and the signal IN 3 is supplied from the wiring 114 to the node A through the transistor 301 and the transistor 302. Therefore, the potential of the node A starts to rise. is turned on, the voltage V1 is applied from the wiring 116 to the wiring 11 through the transistor 305. Therefore, the potential of the wiring 111 becomes V1. At this time, the signal IN4 is supplied to the L level. Since it is a bell, transistors 303 and 304 turn off. Therefore, the wiring 116 and node A become non-conductive, and the wiring 116 and the wiring 111 become non-conductive . After that, when the potential of node A reaches the value (V2 - Vth301) obtained by subtracting the threshold voltage (Vth301) of transistor 301 from the potential (V2) of the wiring 114, the transistor 301 turns off. Similarly, when the potential of node A reaches the value (V2 - Vth302) obtained by subtracting the threshold voltage (Vth302) of transistor 302 from the potential (V2) of the wiring 113, the transistor 302 turns off. Therefore, the wiring 114 and node A become non-conductive . Here, as an example, it is assumed that when the potential of node A becomes V2 - Vth301, the transistors 301 and 302 turn off. Therefore, node A becomes floating while maintaining the potential at V2 - Vth301.

[0168] Next, in period T2, signal IN3 becomes L level, signal IN4 becomes L level, and signal IN5 remains at L level. Since signal IN3 becomes L level, transistor 301 remains off. At the same time, since signal IN2 becomes L level, transistor 302 remains off and transistor 303 turns off. Therefore, the wiring 114 and node A remain non-conductive, and the wiring 116 and the wiring 111 become non-conductive. At this time, since signal IN4 remains at L level, transistors 303 and 304 remain off. Therefore, the wiring 116 and node A remain non-conductive, and the wiring 116 and the wiring 111 remain non-conductive.

[0169] Next, in period T3, signal IN2 becomes high level, signal IN3 remains low level , and signal IN4 becomes high level. Since signal IN3 remains low level, transistor 30 1 remains off. And since signal IN2 becomes high level, transistors 302 , and transistor 304 turn on. Then, since wiring 114 and node A are in a conducting state , low-level signal IN3 is supplied from wiring 114 to node A through transistor 302 . Similarly, since wiring 116 and wiring 111 are in a conducting state, voltage V1 is supplied from the wiring 116 to wiring 111 through transistor 305. At this time, since signal IN 4 becomes high level, transistors 303 and transistor 304 turn on. Then, since wiring 116 and node A are in a conducting state, voltage V1 is supplied from wiring 116 to node A through transistor 303 . Similarly, since wiring 116 and wiring 111 are in a conducting state, voltage V1 is supplied from wiring 116 to wiring 111 through transistor 304 . Therefore, the potential of node A decreases to become V1, and the potential of wiring 111 decreases to become V1.

[0170] Next, in period T4, signal IN2 becomes low level, signal IN3 remains low level , and signal IN4 becomes low level. Since signal IN3 remains low level, transistor 30 1 remains off. And since signal IN2 becomes low level, transistors 302 , and transistor 305 turn off. Thus, wiring 114 and node A are in a non-conducting state , and wiring 116 and wiring 111 are in a non-conducting state. At the same time, since signal IN4 is at a low level , transistors 303 and transistor 304 turn off. Thus, the wiring 116 and node A are in a non-conductive state, and wiring 116 and wiring 111 are in a non-conductive state. . Thus, in period T4, in many cases, the circuit 105 does not supply a signal or voltage to node A or wiring 111.

[0171] Next, in period T5, signal IN2 becomes high level, signal IN3 remains low level, and signal IN4 remains low level. Since signal IN4 remains low level, transistors 303 and transistor 304 turn off. Therefore, wiring 116 and node A are in a non-conductive state, and wiring 116 and wiring 111 are in a non-conductive state. Similarly, since signal IN3 remains low level, transistor 301 remains off. At this time, since signal IN2 becomes high level, transistors 302 and transistor 305 turn on. Then, since wiring 114 and node A become conductive, the low-level signal IN3 is supplied from wiring 11 4 to node A through transistor 302. Therefore, the potential of node A is maintained at V1. Similarly, since wiring 116 and wiring 111 become conductive, voltage V1 is supplied from wiring 116 to wiring 111 through transistor 305. Therefore, the potential of wiring 1 11 is maintained at V1.

[0172] The circuit 105 in FIG. 12(A) has been described above. In the circuit 105 of FIG. 12(A), all the polarities of the transistors can be N-channel type or P-channel type. Therefore, it is possible to reduce the number of processes, improve the yield, improve the reliability, or reduce the cost. In particular, when all the transistors are N-channel type, as the semiconductor layer of the transistors Thus, it becomes possible to use a non-single crystal semiconductor, a microcrystalline semiconductor, an organic semiconductor, an oxide semiconductor, or the like. Therefore, it is possible to reduce the number of steps, improve the yield, improve the reliability, or reduce the cost. However, it is not limited to this. The circuit 105 in FIG. 12(A) can be composed of a P-channel type transistor and an N-channel type transistor to form a CMOS circuit. Or, as the semiconductor layer of the transistor, it is possible to use a single crystal semiconductor or a polycrystalline semiconductor. Moreover, in the circuit 105 of FIG. 12(A), at least one of the period T4 and the period T5, the transistors 301 to 305 are turned off. Therefore, since the transistors do not remain on throughout one operation period, it is possible to suppress the characteristic deterioration of the transistors such as an increase in the threshold voltage or a decrease in the mobility. In particular, when a non-single crystal semiconductor, a microcrystalline semiconductor, an organic semiconductor, an oxide semiconductor, or the like is used as the semiconductor layer of the transistor, the characteristic deterioration of the transistor often appears significantly. However, in the circuit 105 of FIG. 12(A), since the characteristic deterioration of the transistor can be suppressed, it becomes easy to use a non-single crystal semiconductor, a microcrystalline semiconductor, an organic semiconductor, an oxide semiconductor, or the like as the semiconductor layer of the transistor. However, it is not limited to this. As the semiconductor layer, it is possible to use a polycrystalline semiconductor or a single crystal semiconductor. For example, the channel width of the transistor 305 is preferably larger than the channel width of the transistor 302. Or, for example, the channel width of the transistor 304 is preferably larger than the channel width of the transistor 303. Because the wiring 11

[0173]

[0174] ​ Since the load on 1 is often greater than the load on node A, the driving ability of the transistor that supplies a signal or voltage to wiring 111 is often greater than that of the transistor that supplies a signal or voltage to node A. This is because. Transistors 305 and 304 have the function of supplying a signal or voltage to wiring 111, and transistors 302 and 303 have the function of supplying a signal or voltage to node A. However, it is not limited to this, and the channel width of transistor 305 can be smaller than the channel width of transistor 302. Or, as an example, the channel width of transistor 304 can be smaller than the channel width of transistor 303. This is because noise is likely to occur at node A due to the parasitic capacitance between the first terminal and the gate of transistor 101 described in Embodiment 1. And due to this noise, transistor 101 may turn on and the potential of wiring 111 may increase. Note that, as an example, it is preferable that the channel width of transistor 303 is larger than the channel width of transistor 302. Or, as an example, it is preferable that the channel width of transistor 304 is larger than the channel width of transistor 305. By doing so, the influence of noise generated at node A and wiring 111 can be reduced. However, it is not limited to this, and the channel width of transistor 303 can be smaller than the channel width of transistor 302. Or, the channel width of transistor 304 can be smaller than the channel width of transistor 305.

[0175] Note that, as an example, it is preferable that the channel width of transistor 303 is larger than the channel width of transistor 302. Or, as an example, it is preferable that the channel width of transistor 304 is larger than the channel width of transistor 305. By doing so, the influence of noise generated at node A and wiring 111 can be reduced. However, it is not limited to this, and the channel width of transistor 303 can be smaller than the channel width of transistor 302. Or, the channel width of transistor 304 can be smaller than the channel width of transistor 305. ​​​​​​​​​​​​

[0176] Note that signals with an L-level potential lower than V1 can be input to terminal 105a and terminal 105c. Thus, it becomes possible to apply a reverse bias to transistors 302 to 305, so that deterioration of the characteristics of transistors 302 to 305 can be mitigated. Or, signals with an H-level potential lower than V2 can be input to terminal 105a and terminal 105c. Thus, since the Vgs when transistors 302 to 305 are on can be reduced, deterioration of the characteristics of transistors 302 to 305 can be suppressed. In such a case, signals with an L-level potential lower than V1, signals with an H-level potential lower than V2, or signals with an L-level potential lower than V1 and an H-level potential lower than V2 can be input to wiring 113 and wiring 115. However, it is not limited to this. One of terminal 105a and terminal 105c can receive a signal with an L-level potential lower than V1, a signal with an H-level potential lower than V2, or a signal with an L-level potential lower than V1 and an H-level potential lower than V2. In this case, one of wiring 113 and wiring 115 can receive a signal with an L-level potential lower than V1, a signal with an H-level potential lower than V2, or a signal with an L-level potential lower than V1 and an H-level potential lower than V2. Or, terminal 105a is connected to a wiring different from wiring 113, and a signal with an L-level potential lower than V1, a signal with an H-level potential lower than V2, or a signal with an L-level potential lower than V1 and an H-level potential lower than V2 can be input to the wiring. Or, terminal 105 is connected to a wiring different from wiring 113, and a signal with an L-level potential lower than V1, a signal with an H-level potential lower than V2, or a signal with an L-level potential lower than V1 and an H-level potential lower than V2 can be input to the wiring. However, it is not limited to this. One of terminal 105a and terminal 105c can receive a signal with an L-level potential lower than V1, a signal with an H-level potential lower than V2, or a signal with an L-level potential lower than V1 and an H-level potential lower than V2. In this case, one of wiring 113 and wiring 115 can receive a signal with an L-level potential lower than V1, a signal with an H-level potential lower than V2, or a signal with an L-level potential lower than V1 and an H-level potential lower than V2. In this case, one of wiring 113 and wiring 115 can receive a signal with an L-level potential lower than V1, a signal with an H-level potential lower than V2, or a signal with an L-level potential lower than V1 and an H-level potential lower than V2. Or, terminal 105a is connected to a wiring different from wiring 113, and a signal with an L-level potential lower than V1, a signal with an H-level potential lower than V2, or a signal with an L-level potential lower than V1 and an H-level potential lower than V2 can be input to the wiring. Or, terminal 105 is connected to a wiring different from wiring 113, and a signal with an L-level potential lower than V1, a signal with an H-level potential lower than V2, or a signal with an L-level potential lower than V1 and an H-level potential lower than V2 can be input to the wiring. Or, terminal 105a is connected to a wiring different from wiring 113, and a signal with an L-level potential lower than V1, a signal with an H-level potential lower than V2, or a signal with an L-level potential lower than V1 and an H-level potential lower than V2 can be input to the wiring. Or, terminal 105 is connected to a wiring different from wiring 113, and a signal with an L-level potential lower than V1, a signal with an H-level potential lower than V2, or a signal with an L-level potential lower than V1 and an H-level potential lower than V2 can be input to the wiring. However, it is not limited to this. One of terminal 105a and terminal 105c can receive a signal with an L-level potential lower than V1, a signal with an H-level potential lower than V2, or a signal with an L-level potential lower than V1 and an H-level potential lower than V2. In this case, one of wiring 113 and wiring 115 can receive a signal with an L-level potential lower than V1, a signal with an H-level potential lower than V2, or a signal with an L-level potential lower than V1 and an H-level potential lower than V2. c is connected to a wiring other than the wiring 115, and the wiring has a potential of L level lower than V1. signal, a signal whose H level potential is lower than V2, or a signal whose L level potential is lower than V1, In addition, it is possible to input a signal whose H level potential is lower than V2.

[0177] The terminal 105d is at the L level during the periods T1, T3, and T4. For example, the signal IN2 can be input to the terminal 105d. In this case, the terminal 105d can be connected to the wiring 113. By doing so, the transistor 303, the transistor 304, or the transistor Since a reverse bias can be applied to the transistor 305, the transistor 303 and the transistor This can alleviate the deterioration of the characteristics of the resistor 304 or the transistor 305.

[0178] As in the first or second embodiment, the wiring can be divided into a plurality of wirings. The same signal or voltage can be input to the multiple wirings. Alternatively, the multiple wirings may be connected to the same The wires may be connected to the same element, or the wires may be connected to separate wires or In the example shown in FIG. 14A, the wiring 113 is a wiring The wiring 114 is divided into a plurality of wirings 114A to 114B. The wiring 115 is divided into a plurality of wirings 115A to 115B. In this case, the wiring 116 is divided into a plurality of wirings 116G to 116I. The gate of the transistor 302 is connected to the wiring 113A. The gate of transistor 305 is connected to wiring 113B. The first terminal of transistor 302 is connected to wiring 114A, and the first terminal and gate of transistor 301 are connected to wiring 114B . The gate of transistor 303 is connected to wiring 115A, and the gate of transistor 304 is connected to wiring 115B. The first terminal of transistor 303 is connected to wiring 116G , the first terminal of transistor 304 is connected to wiring 116H, and the first terminal of transistor 3 05 is connected to wiring 116I. However, it is not limited to this, and only one, two, or three of wiring 113 , wiring 114, wiring 115, and wiring 116 can be divided into a plurality of wiring.

[0179] In addition, in FIG. 14(A), wiring 113A~113B corresponds to wiring 113 in FIG. 12(A). Therefore, similar to wiring 113, signal IN2 can be input to wiring 113A~113B, and wiring 113A~113B can function as a signal line . However, it is not limited to this, and voltage V1 or voltage V 2, etc. can be supplied to wiring 113A~113B, and wiring 113A~113B can function as a power supply line . Or, different signals or different voltages can be input to wiring 113A~113B. Or, various other signals, various voltages, or various currents can be input to wiring 113A~113B.

[0180] In addition, in FIG. 14(A), wiring 114A~114B corresponds to wiring 114 in FIG. 12(A). Therefore, similar to wiring 114, signal IN3 can be input to wiring 114A~114B, and It is possible to apply force, and wirings 114A to 114B can function as signal lines However, it is not limited to this. Voltages such as voltage V1 or voltage V 2 can be supplied to wirings 114A to 114B, and wirings 114A to 114B can function as power lines Or, different signals or different voltages can be input to wirings 114A to 114B. Or, various other signals, various voltages, or various currents can be input to wirings 114A to 114B

[0181] In addition, in FIG. 14(A), wirings 115A to 115B correspond to the wiring 115 in FIG. 12(A). Therefore, similar to the wiring 115, a signal IN4 can be input to wirings 115A to 115B, and wirings 115A to 115B can function as signal lines However, it is not limited to this. Voltages such as voltage V1 or voltage V 2 can be supplied to wirings 115A to 115B, and wirings 115A to 115B can function as power lines However, it is not limited to this. Voltages such as voltage V1 or voltage V 2 can be supplied to wirings 115A to 115B, and wirings 115A to 115B can function as power lines Or, different signals or different voltages can be input to wirings 115A to 115B. Or, various other signals, various voltages, or various currents can be input to wirings 115A to 115B

[0182] In addition, in FIG. 14(A), wirings 116G to 116I correspond to the wiring 116 in FIG. 12(A). Therefore, similar to the wiring 116, voltage V1 can be supplied to wirings 116G to 116I, and wirings 116G to 116I can function as power lines However, it is not limited to this. A signal OUT or a signal can be supplied to wirings 116G to 116I, and wirings 116G to 116I can function as power lines However, it is not limited to this. A signal OUT or a signal By inputting signals such as IN1 to IN4, wirings 116G to 116I can function as signal lines Alternatively, different voltages, or different signals can be supplied to wirings 116G to 116I. Or, various signals, various voltages, or various currents can be input to wirings 116G to 116I as well.

[0183] In addition, in FIG. 14(A), signals with an L level can be input to wiring 116G and wiring 116H during period T3. For example, signal IN2 can be input to wiring 116G and wiring 1 116H. In this case, wiring 116G and wiring 1 116H can be connected to wiring 112 described in Embodiment 1 and Embodiment 2 . By doing so, reverse bias can be applied to transistor 303 and transistor 304, so that the characteristic degradation of transistor 303 and transistor 304 can be suppressed. However, it is not limited to this, and signal IN2 can be input to only one of wiring 116G and wiring 1 116H. Or, signal OUT or signal IN3 can be input to wiring 116G , and / or wiring 116H. In this case, wiring 116G and / or wiring 116H can be connected to wiring 111 or wiring 114 described in Embodiment 1 and Embodiment 2 . In addition, in FIG. 14(A), signals with an L level can be input to wiring 116I during period T1, period T3, and period T5. For example, signal IN2 can be input to wiring 116I. In this case, wiring 116I is in Embodiment 1 and Embodiment

[0184] In addition, in FIG. 14(A), signals with an L level can be input to wiring 116I during period T1, period T3, and period T5. For example, signal IN2 can be input to wiring 116I. In this case, wiring 116I is in Embodiment 1 and Embodiment form 2 ​It is possible to be connected to the wiring 112 described in the form 2. By doing so, a reverse bias can be applied to the transistor 305, so that the characteristic deterioration of the transistor 305 can be suppressed. However, it is not limited to this. It is possible to apply a reverse bias to the transistor 305, so that the characteristic deterioration of the transistor 305 can be suppressed. However, it is not limited to this. It is possible to suppress the characteristic deterioration of the transistor 305. However, it is not limited to this.

[0185] In addition, as shown in FIG. 14(B), it is possible to omit the transistors 303 and 304. By doing so, the number of transistors can be reduced. Therefore, it is possible to reduce the layout area or improve the yield. However, it is not limited to this, and it is possible to omit only one of the transistors 303 and 304. In addition, as in FIG. 14(B), in FIG. 14(A) as well, it is possible to omit the transistors 303 and / or the transistor 304. However, it is not limited to this, and it is possible to omit only one of the transistors 303 and 304. It is possible to omit only one of the transistors 303 and 304.

[0186] In addition, as in FIG. 14(B), in FIG. 14(A) as well, it is possible to omit the transistors 303 and / or the transistor 304. It is possible to omit the transistors 303 and / or the transistor 304.

[0187] In addition, as shown in FIG. 14(C), it is possible to omit the transistor 305. By doing so, the number of transistors can be reduced. Therefore, it is possible to reduce the layout area or improve the yield. However, it is not limited to this. In addition, as in FIG. 14(C), in FIGS. 14(A) to (B) as well, it is possible to omit the transistor 305. However, it is not limited to this.

[0188] In addition, as in FIG. 14(C), in FIGS. 14(A) to (B) as well, it is possible to omit the transistor 305. It is possible to omit the transistor 305.

[0189] In addition, as shown in FIG. 15(A), it is possible to omit the transistor 302. By doing so, the number of transistors can be reduced. Therefore, it is possible to reduce the layout area or improve the yield. However, it is not limited to this. In addition, as in FIG. 15(A), it is possible to omit the transistor 302. By doing so, the number of transistors can be reduced. Therefore, it is possible to reduce the layout area or improve the yield. However, it is not limited to this. However, it is not limited to this.

[0190] Note that, similar to FIG. 15(A), in FIGS. 14(A) to (C) as well, the transistor 302 can be omitted.

[0191] Note that, as shown in FIG. 15(B), the transistor 301 can be omitted. Thus, the number of transistors can be reduced. Therefore, it is possible to reduce the layout area, or improve the yield, etc. However, it is not limited to this.

[0192] Note that, similar to FIG. 15(B), in FIGS. 14(A) to (C) and FIG. 15(A) as well, the transistor 301 can be omitted.

[0193] Note that, as shown in FIG. 16(A), the transistor 303 can be replaced with a diode 303a where one terminal (hereinafter also referred to as the positive electrode) is connected to node A and the other terminal (hereinafter also referred to as the negative electrode) is connected to the wiring 115. Or, the transistor 304 can be replaced with a diode 304a where one terminal (hereinafter also referred to as the positive electrode) is connected to the wiring 111 and the other terminal (hereinafter also referred to as the negative electrode) is connected to the wiring 115. . However, it is not limited to this, and either the transistor 303 or the transistor 304 can be replaced with a diode. Or, the diode 303a and / or the diode 304a can be newly added.

[0194] Note that, similar to FIG. 16(A), in FIGS. 14(A) to (C) and FIGS. 15(A) to (B) as well, the transistor 303 can be replaced with a diode 303a where one terminal is connected to node A and the other terminal is connected to the wiring 11 5. Or, the transistor The terminal 304 can be replaced with a diode 304a where one terminal is connected to the wiring 111 and the other terminal is connected to the wiring 115. Or, the diode 303a, and / or, a diode 304a can be newly added.

[0195] Although not shown in the figure, in FIGS. 14(A) to (C), FIGS. 15(A) to (B), and FIG. 16(A ), the first terminal of the transistor 303 is connected to the wiring 115, and the transistor 3 The second terminal of 03 is connected to the node A, and the gate of the transistor 303 is connected to the node A By being connected, the transistor 303 can be diode-connected. Also The first terminal of the transistor 304 is connected to the wiring 115, and the transistor 304 The second terminal is connected to the wiring 111, and the gate of the transistor 304 is connected to the wiring 111 By being connected, the transistor 304 can be diode-connected. However It is not limited to this, and either the transistor 303 or the transistor 304 can be diode Connected.

[0196] As shown in FIG. 16(B), the transistor 305 can be replaced with a diode 305a where one terminal (hereinafter also referred to as the positive electrode) is connected to the wiring 111 and the other terminal (hereinafter also referred to as the negative electrode) is connected to the wiring 113 . However, it is not limited to this, A diode 305a can be newly added.

[0197] Similar to FIG. 16(B), in FIGS. 14(A) to (C), FIGS. 15(A) to (B), and FIG. 1 6(A), the transistor 305 can also be replaced with a diode where one terminal (hereinafter also referred to as the positive electrode) is connected to the wiring ​​One terminal is connected to 111, and the other terminal (hereinafter also referred to as the negative electrode) is connected to wiring 113, and it can be replaced with diode 305a. Or, it is possible to newly add diode 305a. It is possible.

[0198] Although not shown in the figure, in FIGS. 14(A) to (C), FIGS. 15(A) to (B), and FIGS. 16(A ) to (B), the first terminal of transistor 305 is connected to wiring 113, and the second terminal of transistor 305 is connected to wiring 111, and the gate of transistor 305 is connected to wiring 111, whereby transistor 305 can be diode-connected. However, it is not limited to this.

[0199] As shown in FIG. 17(A), the gate of transistor 301 can be connected to wiring 117. For this reason, circuit 105 can newly have terminal 105g. And wiring 117 is connected to the gate of transistor 301 via terminal 105g. Voltage V2 is supplied to wiring 117, and wiring 117 can function as a power line. However, it is not limited to this, the first terminal of transistor 301 can be connected to wiring 117, and the gate of transistor 301 can be connected to wiring 114. Or, a signal that becomes H level can be input to wiring 117 in period T2, and wiring 117 can function as a signal line. For example, it is possible to input signal IN2 to wiring 117, and wiring 117 can be connected to wiring 113. Or, various other signals, various voltages, or various currents can be input to wiring 117.

[0200] ​​​​​​​​​​​​​​ Note that, similar to FIG. 17(A), in FIGS. 14(A) to (C), FIGS. 15(A) to (B), and FIGS. 16(A) to (B), the gate of transistor 301 or the first terminal of transistor 301 can be connected to wiring 117. The first terminal can be connected to wiring 117.

[0201] Note that, as shown in FIG. 17(B), transistors 306 and 307 can be newly added. As an example, transistors 306 and 307 often have the same polarity as transistors 301 to 305 and are assumed to be N-channel type. The first terminal of transistor 306 is connected to wiring 116, the second terminal of transistor 306 is connected to node A, and the gate of transistor 306 is connected to wiring 118. The first terminal of transistor 307 is connected to wiring 116, the second terminal of transistor 307 is connected to wiring 111, and the gate of transistor 307 is connected to wiring 118. As an example, signal IN5 is input to wiring 118, and wiring 118 can function as a signal line. Transistor 306 has a function of controlling the conduction state between wiring 116 and node A according to signal IN5 or the potential of wiring 115, thereby controlling the timing at which voltage V1 is supplied to node A and can function as a switch. Transistor 307 has a function of controlling the conduction state between wiring 116 and wiring 111 according to signal IN5 or the potential of wiring 115, thereby controlling the timing at which voltage V1 is supplied to wiring 111 and can function as a switch. Signal IN5 functions as a full-stage reset signal, for example. ​​​​​​​​​​​​​​​is numerous. However, it is not limited to this, and only one of the transistor 306 and the transistor 307 can be newly added.

[0202] In addition, similar to FIG. 17(B), in FIGS. 14(A) to (C), FIGS. 15(A) to (B), FIGS. 16( A) to (B), and FIG. 17(A) as well, it is possible to newly add the transistor 306 and / or the transistor 307. The first terminal of the transistor 306 is connected to the wiring 116, the second terminal of the transistor 306 is connected to the node A, and the gate of the transistor 306 is connected to the wiring 118. The first terminal of the transistor 307 is connected to the wiring 116, the second terminal of the transistor 307 is connected to the wiring 111 , and the gate of the transistor 307 is connected to the wiring 118.

[0203] In addition, as shown in FIG. 17(C), as the transistors 301 to 305, P-channel type transistors can be used. In particular, when using the transistors 101 to 103 described in Embodiment 1 and the transistors 201 to 204 described in Embodiment 2 as P-channel type transistors, it is preferable to use P-channel type transistors as the transistors 301 to 305. The transistor 301p, the transistor 302p, the transistor 303p, the transistor 304p, and the transistor 305p respectively correspond to the transistor 301, the transistor 302, the transistor 303, the transistor 304, the transistor 305.

[0204] In addition, similar to FIG. 17(C), in FIGS. 14(A) to (C), FIGS. 15(A) to (B), FIGS. 16( 17A to 17B, the transistors 301 to 305 are also Therefore, a P-channel transistor can be used.

[0205] As already described, the circuit 105 included in the circuit 100 described in Embodiment 1 may be replaced with The configuration of the circuit 105 described in the embodiment can be used. For example, the circuit 105 included in the circuit 100 in FIG. 1A may be replaced with the circuit 105 in FIG. 18(B) shows an example of the configuration of the case where the The circuit 105 included in the circuit 100 is an example of the circuit 105 in FIG. 12A. When an example of the circuit 104 in FIG. 9A is used as the circuit 104 included in the circuit 100 in FIG. However, the present invention is not limited to this configuration, and other configurations may be used, such as those shown in FIGS. 12(A), 14(A), and 14(B). ,Fig. 14(C),Fig. 15(A),Fig. 15(B),Fig. 16(A),Fig. 16(B),Fig. 17( 17(A), 17(B), 17(C), or a combination thereof. 1(A), Fig. 5(A), Fig. 5(B), Fig. 6(A), Fig. 6(B), Fig. 6(C), Fig. 7(A) 7B, 8A, or a combination thereof. It can be used for 05.

[0206] (Fourth embodiment) In this embodiment, an example of a shift register will be described. The system can include the semiconductor device according to the first to third embodiments. The soft resistor may refer to a semiconductor device or a gate driver. The contents described in the first to third embodiments will not be described here. The content described in Embodiment 3 can be freely combined with the content described in this embodiment. It is possible.

[0207] First, an example of a shift register will be described with reference to FIG. 19. The shift register 40 0 has a plurality of flip-flops such as flip-flops 401_1 to 401_N (N is a natural number). It has a plurality of flip-flops.

[0208] Note that each of the flip-flops 401_1 to 401_N corresponds to the semiconductor devices described in Embodiments 1 to 3. In an example of FIG. 19, the case where the semiconductor device of FIG. 1(A) is used as the flip-flops 401_1 to 40 1_N is shown. However, it is not limited to this. As the flip-flops 401_1 to 401_N, in addition to the semiconductor device of FIG. 1(A), other semiconductor devices described in Embodiments 1 to 3, or various other semiconductor devices or circuits can also be used. It is possible to use a circuit.

[0209] Next, the connection relationship of the shift register will be described. The shift register 400 is connected to wirings 41 1_1 to 411_N, wiring 412, wiring 413, wiring 414, and wiring 415. And in the flip-flop 401_i (i is any one of 1 to N), wiring 1 11 is connected to wiring 411_i, wiring 112 is connected to one of wiring 412 and wiring 413, wiring 113 is connected to the other of wiring 412 and wiring 413, wiring 114 is connected to wiring 41 1_i - 1, wiring 115 is connected to wiring 411_i + 1, and wiring 116 is connected to wiring 416. Here, in the case of odd-stage flip-flops and even-stage flip-flops, the connection destinations of wiring 112 and wiring 113 are often reversed. For example, odd In the flip-flop of the stage, wiring 112 is connected to wiring 412, and wiring 113 is connected to wiring 413. In the flip-flop of the even stage, when wiring 112 is connected to wiring 41 3 and wiring 113 is connected to wiring 412, this is often the case. On the other hand, in the flip-flop of the odd stage, when wiring 112 is connected to wiring 413 and wiring 113 is connected to wiring 412, in the flip-flop of the even stage, wiring 112 is often connected to wiring 412 and wiring 113 is connected to wiring 413. However, it is not limited to this, and other connection configurations are also possible.

[0210] Note that in flip-flop 401_1, wiring 114 is often connected to wiring 414. And in flip-flop 401_N, wiring 115 is often connected to wiring 415.

[0211] Note that wiring 411_1 to 411_N respectively correspond to wiring 111 described in Embodiment 1 to Embodiment 3. Wiring 412 corresponds to wiring 112 or wiring 113 described in Embodiment 1 to Embodiment 3. Wiring 413 corresponds to wiring 112 or wiring 113 described in Embodiment 1 to Embodiment 3. Wiring 414 corresponds to wiring 114 described in Embodiment 1 to Embodiment 3. Wiring 415 corresponds to wiring 115 described in Embodiment 1 to Embodiment 3. Wiring 416 corresponds to wiring 116 described in Embodiment 1 to Embodiment 3.

[0212] Next, an example of a signal or voltage input or output to wiring 411_1 to 411_N, wiring 412, wiring 413, wiring 414, wiring 415 , and wiring 416 will be described. Wiring 411_ From 1 to 411_N, as an example, signals GOUT_1 to GOUT_N are each output respectively. Signals GOUT_1 to GOUT_N are each the output signals of flip-flops 401_1 to 401_N. And signals GOUT_1 to GOUT_N correspond to the signal OUT described in Embodiments 1 to 3, and can function as an output signal, a selection signal, a transfer signal, a start signal, a reset signal, a gate signal, or a scan signal. As an example, a signal GCK is input to wiring 412. Signal GCK corresponds to signal IN1 or signal IN2 described in Embodiments 1 to 3, and can function as a clock signal As an example, a signal GCKB is input to wiring 413. Signal GCKB corresponds to signal IN1 or signal IN2 described in Embodiments 1 to 3, and can function as an inverted clock signal. As an example, a signal GSP is input to wiring 414. Signal GSP corresponds to signal IN3 described in Embodiments 1 to 3, and can function as a start signal or a vertical synchronization signal As an example, a signal GRE is input to wiring 415. Signal GRE corresponds to signal IN4 described in Embodiments 1 to 3, and can function as a reset signal. As an example, a voltage V1 is input to wiring 416. However, it is not limited to this, and various other signals, various currents, or various voltages can also be input to wirings 411_1 to 411_N, wiring 412, wiring 413, wiring 414, wiring 415, and / or wiring 416. For example, voltages such as voltage V1 or voltage V2 are supplied to wiring 412, wiring 41 3, wiring 414, and / or wiring 415 ​​​​​​​​​ It is possible. Or, signals such as signal GOUT_1 to GOUT_N, signal GCK, signal GCKB, signal GSP, or signal GRE can be input to wiring 416. Or, without inputting signals or voltages such as signals or voltages to wirings 411_1 to 411_N, wiring 412, wiring 413, wiring 414, wiring 415, and / or wiring 416, these wirings can be placed in a floating state.

[0213] Note that wirings 411_1 to 411_N can function as signal lines, gate lines, scanning lines, or output signal lines. Wiring 412 can function as a signal line or a clock signal line. Wiring 413 can function as a signal line or a clock signal line. Wiring 414 can function as a signal line. Wiring 415 can function as a signal line. Wiring 416 can function as a power line or a ground line. However, it is not limited thereto, and wirings 411_1 to 411_N, wiring 412, wiring 413, wiring 414, wiring 415, and / or wiring 416 can function as various other wirings. For example, when a voltage is supplied to wiring 412, wiring 413, wiring 41 4, and / or wiring 415, these wirings can function as power lines. Or, when a signal is input to wiring 416, wiring 416 can function as a signal line.

[0214] Note that as already described, a polyphase clock signal or an unbalanced clock signal can be input to the shift register.

[0215] Note that signals or voltages, etc. are input to wiring 412, wiring 413, wiring 414, wiring 415, and wiring 416 from circuit 4 20. Circuit 420 has a function of controlling shift register 40 0 by supplying a signal or voltage, etc. thereto, and can function as a control circuit or a controller, etc. In this embodiment as an example, circuit 420 supplies signal GCK, signal GCKB, signal GSP, signal GRE, and voltage V 1 to wiring 412, wiring 413, wiring 414, wiring 415, and wiring 416, respectively. However, it is not limited thereto, and circuit 420 can supply signals or voltages to not only shift register 4 00 but also various other circuits (for example, a signal line drive circuit, a scanning line drive circuit, and / or a pixel, etc.) and can control these circuits .

[0216] Note that circuit 420 has circuit 421 and circuit 422 as an example. Circuit 421 has a function of generating power supply voltages such as a positive power supply voltage, a negative power supply voltage, a ground voltage, and a reference voltage, and can function as a power supply circuit or a regulator. Circuit 42 2 has a function of generating various signals such as a clock signal, an inverted clock signal, a start signal, a reset signal, and / or a video signal, and can function as a timing generator . However, it is not limited thereto, and circuit 420 can have various other circuits or various elements in addition to circuit 421 and circuit 4 22. For example, circuit 42 0 can have an oscillator, a level shift circuit, an inverter circuit, a buffer circuit, a DA conversion circuit, an AD conversion circuit, an operational amplifier, a shift register, a look-up table, a coil, a transistor . ​​​​It is possible to have a start, a capacitive element, a resistive element, and / or a frequency divider, etc.

[0217] Next, the operation of the shift register in FIG. 19 will be described with reference to the timing chart in FIG. 20. FIG. 20 is an example of a timing chart for explaining the operation of the shift register. FIG. 20 shows an example of the signals GSP, GRE, GCK, GCKB, GOU T_1, GOUT_i - 1, GOUT_i, GOUT_i + 1, and G OUT_N. Note that the parts common to the operation of the semiconductor devices in Embodiments 1 to 3 will be omitted from the description.

[0218] The operation of flip - flop 401_i will be described. First, the signal GOUT_i - 1 becomes H level. Then, flip - flop 401_i starts its operation in period T1 , and the signal GOUT_i becomes L level. After that, the signals GCK and GCKB are inverted . Then, flip - flop 401_i starts its operation in period T2, and the signal GOU T_i becomes H level. The signal GOUT_i is input as a reset signal to flip - flop 401_i - 1 and as a start signal to flip - flop 401_i + 1 . Thus, flip - flop 401_i - 1 starts its operation in period T3 , and flip - flop 401_i + 1 starts its operation in period T1. After that, the signals GCK and GCKB are inverted again. Then, flip - flop 401_i + 1 starts its operation in period T2, and the signal GOUT_i + 1 becomes H level. The signal GOUT _i + 1 is input as a reset signal to flip - flop 401_i. Therefore . , since the flip-flop 401_i starts operating in period T3, the signal GOUT_ i becomes the L level. After that, until the signal GOUT_i-1 becomes the H level again, the flip flop 401_i repeats the operation in period T4 and the operation in period T5 every time the signals GCK and GCKB are inverted.

[0219] Note that in the flip-flop 401_1, instead of the output signal of the previous-stage flip-flop, the signal GSP is input from the circuit 420 via the wiring 414. Therefore, when the signal GSP becomes the H level, the flip-flop 401_1 starts operating in period T1.

[0220] Note that in the flip-flop 401_N, instead of the output signal of the next-stage flip-flop, the signal GRE is input from the circuit 420 via the wiring 415. Therefore, when the signal GRE becomes the H level, the flip-flop 401_N starts operating in period T3.

[0221] The operation of the shift register according to this embodiment has been described above. The shift register according to this embodiment can obtain the same advantages as the semiconductor device by using the semiconductor devices of Embodiments 1 to 3.

[0222] Note that, as described in Embodiments 1 to 3, it is possible to make the relationship between the signals GCK and GCKB unbalanced. For example, as shown in the timing chart of FIG. 21(A), in the signals GCK and GCKB, it is possible to make the period of becoming the H level shorter than the period of becoming the L level. By doing so, the signals GOUT_1 to GOUT Even if a delay or slowness occurs in _N, it is possible to prevent these signals from becoming high level during that period. Therefore, when the shift register of this embodiment is used in a display device , it is possible to prevent a plurality of rows from being selected simultaneously. However, it is not limited to this, and in the signal GCK and / or signal GCKB, it is possible that the period of becoming high level is longer than the period of becoming low level.

[0223] In addition, as described in Embodiments 1 to 3, it is possible to use a multi-phase clock signal. For example, as shown in the timing chart of FIG. 21(B), it is possible to use an M-phase (M is a natural number ) clock signal. In this case, in signals GOUT_1 to GOUT _N, the period of becoming high level in a certain stage can overlap with the periods of becoming high level in the stages before and after it. Therefore, when this embodiment is used in a display device , a plurality of rows will be selected simultaneously. As a result, it becomes possible to use the video signal to other rows as a precharge voltage.

[0224] In addition, in FIG. 21(B), it is preferable that M ≤ 8. More preferably, it is preferable that M ≤ 6. Even more preferably, it is preferable that M ≤ 4. This is because when the shift register is used in the scanning line drive circuit of the display device, if M is too large, a large number of types of video signals will be written to the pixel . And since the period during which an illegal video signal is input to the pixel becomes long, the display quality may deteriorate.

[0225] In addition, similar to FIG. 21(B), also in the timing chart of FIG. 21(A), a multi-phase clock It is possible to use a lock signal.

[0226] Note that the wiring 415 can be shared with other wirings or omitted. For example, the wiring 415 can be shared with the wiring 412, the wiring 413, the wiring 414, or the wiring 416. In this case, the wiring 415 is omitted, and in the flip-flop 401_N, the wiring 115 can be connected to the wiring 412, the wiring 413, the wiring 414, or the wiring 416. As another example, the wiring 415 can be omitted. In this case, in the flip- flop 401_N, similar to FIG. 14(B), the transistors 303 and 304 included in the circuit 105 can be omitted.

[0227] Note that depending on the configuration of the flip-flops 401_1 to 401_N, it is possible to add new wirings. For example, as shown in FIG. 17(A) or FIG. 17(B), when a voltage V2 or a signal that can function as a full-stage reset signal is required, new wirings can be added. And signals or voltages, etc. can be supplied to the newly added wirings from the circuit 420.

[0228] Note that as shown in FIG. 22, it is possible to add transistors 431 to the flip-flops 401_1 to 401_N, respectively. The polarity of the transistor 431 is preferably the same as that of the transistor 101, and is often an N-channel type. However, it is not limited to this, and the transistor 431 can be a P-channel type. In the flip-flop 401_i, the first terminal of the transistor 431 is connected to the wiring 112. , the second terminal of the transistor 431 is connected to the wiring 417_i, and the gate of the transistor 431 is connected to the node A. In the flip-flop 401_i, the wiring 111 is connected to the wiring 411_i, the wiring 112 is connected to one of the wirings 412 and 413, the wiring 113 is connected to the other of the wirings 412 and 413, the wiring 114 is connected to the wiring 417_i - 1, the wiring 115 is connected to the wiring 411_i + 1, and the wiring 11 6 is connected to the wiring 416. By doing so, even when a load such as a pixel or a gate line is connected to the wirings 411_1 to 411_N, there will be no distortion or delay in the transfer signal for driving the next-stage flip-flop. Therefore, the influence of the delay of the shift register can be reduced. However, it is not limited to this, and the wiring 114 can be connected to the wiring 411_i - 1. Or, the wiring 115 can be connected to the wiring 417_i + 1. Or, it is possible to newly add a transistor for maintaining the potential of the wirings 417_1 to 417_N at V1.

[0229] Note that also in FIG. 22, similar to FIG. 21(A), it is possible to make the signals GCK and GCKB unbalanced. Or, similar to FIG. 21(B), it is possible to use a multi-phase clock signal.

[0230] (Embodiment 5) In this embodiment, an example of a display device will be described.

[0231] First, referring to FIG. 23(A), an example of the system block of a liquid crystal display device will be described. The liquid crystal display device includes circuits 5361, 5362, 5363_1, 5363_ 2. It has a pixel section 5364, a circuit 5365, and a lighting device 5366. In the pixel section 5364, a plurality of wirings 5371 are arranged extending from the circuit 5362, and a plurality of wirings 5372 are arranged extending from the circuits 5363_1 and 5363_2. And in the intersection regions of the plurality of wirings 5371 and the plurality of wirings 5372, pixels 5367 each having a display element such as a liquid crystal element are arranged in a matrix.

[0232] The circuit 5361 has a function of supplying signals, voltages, currents, etc. to the circuit 5362, the circuits 5363_1, 5363_2, and the circuit 5365 according to the video signal 5360, and can function as a controller, a control circuit, a timing generator, a power supply circuit, or a regulator, etc. In this embodiment, as an example, the circuit 5361 supplies a start signal (SSP) for a signal line driving circuit, a clock signal (SCK) for a signal line driving circuit, an inverted clock signal (SCKB) for a signal line driving circuit, video signal data (DATA), and a latch signal (LAT) to the circuit 5362. Or, as an example, the circuit 5361 supplies a start signal (GSP) for a scanning line driving circuit, a clock signal (GCK) for a scanning line driving circuit, and an inverted clock signal (GCKB) for an inverted scanning line driving circuit to the circuits 5363_1 and 5363_2. Or, the circuit 5361 supplies a backlight control signal (BLC) to the circuit 5365. However, it is not limited to this, and the circuit 5361 can also supply various other signals, various voltages, or various currents, etc. to the circuit 5362, the circuits 5363_1, 5363_2, and the circuit 5365.

[0233] ​​​​​​​​​​​​​​Circuit 5362 has the function of outputting a video signal to a plurality of wirings 5371 in response to signals supplied from circuit 5361 (for example, SSP, SCK, SCKB , DATA, LAT), and can function as a signal line driving circuit. Circuit 5363_1 and circuit 536 3_2 have the function of outputting a detection signal to a plurality of wirings 5372 in response to signals (GSP, GCK, GCKB) supplied from circuit 5361, and can function as a scanning line driving circuit . Circuit 5365 has the function of controlling the amount or time of power supplied to lighting device 5366 in response to a signal (BLC) supplied from circuit 5361, and can function as a power supply circuit by controlling the brightness (or average brightness) of lighting device 5366 . When a video signal is input to a plurality of wirings 5371, the plurality of wirings 5371 can function as signal lines, video signal lines, or source lines, etc. When a scanning signal is input to a plurality of wirings 53 72, the plurality of wirings 5372 can function as signal lines, scanning lines, or gate lines, etc. However, it is not limited to this .

[0234] When the same signal is input from circuit 5361 to circuit 5363_1 and circuit 5363_2, the scanning signal output by circuit 5363_1 to a plurality of wirings 5372 and the scanning signal output by circuit 5363 _2 to a plurality of wirings 5372 are often at approximately the same timing. Therefore, the load driven by circuit 5363_1 and circuit 5363_2 can be reduced . Thus, the display device can be made larger. Or, the display device

[0235] ​​​​​​Alternatively, the circuits 5363_1 and 5363_2 may have high resolution. Since the channel width of the transistor can be reduced, a display device with a narrow frame can be obtained. However, the present invention is not limited to this, and the circuit 5361 can be implemented by a circuit 5363_1 and a circuit 536 It is possible to supply separate signals to 3_2.

[0236] Note that one of the circuit 5363_1 and the circuit 5363_2 can be omitted.

[0237] In addition, in the pixel portion 5364, wiring such as a capacitance line, a power supply line, and a scanning line can be newly arranged. The circuit 5361 can output a signal or a voltage to these wirings. Alternatively, a circuit similar to the circuit 5363_1 or the circuit 5363_2 may be newly added. This newly added circuit outputs signals such as scanning signals to the newly added wiring. It is possible.

[0238] The pixel 5367 can have a light-emitting element such as an EL element as a display element. In this case, as shown in FIG. 23(B), the display element can emit light, so that the circuit 5 365 and the lighting device 5366 can be omitted. In order to supply power, a plurality of wirings 5373 that can function as power supply lines are provided in the pixel portion 53 64. The circuit 5361 distributes a power supply voltage called voltage (ANO). The wiring 5373 is connected to each color element of the pixel. It can be connected to all pixels in common.

[0239] Note that in FIG. 23B, as an example, the circuit 5361 includes a circuit 5363_1 and a circuit 536 An example of the case of supplying separate signals to 3_2 is shown. Circuit 5361 is for a scanning line driving circuit and supplies signals such as a start signal (GSP1), a clock signal (GCK1) for the scanning line driving circuit, and a clock signal (GCKB1) for the inverted scanning line driving circuit to circuit 5363_1. Then circuit 5361 supplies signals such as a start signal (GSP2) for the scanning line driving circuit, a clock signal (GCK2) for the scanning line driving circuit, and a clock signal (GCKB2) for the inverted scanning line driving circuit to circuit 5363_2. In this case, circuit 5363_1 scans only the wirings of the odd-numbered rows among the plurality of wirings 53 72, and circuit 5363_2 can scan only the wirings of the even-numbered rows among the plurality of wirings 5372. Thus, the driving frequencies of circuit 5363_1 and circuit 5363_2 can be reduced, so that power consumption can be reduced. Or, the area where one-stage flip-flops can be laid out can be increased. Thus, the display device can be made high-definition. Or, the display device can be made large. However, it is not limited to this. As in FIG. 23(A), circuit 5361 can output the same signal to circuit 5363_1 and circuit 5363_2.

[0240]

[0241]

[0242] In addition, as in FIG. 23(B), also in FIG. 23(A), circuit 5361 can supply separate signals to circuit 5363_1 and circuit 5363_2.

[0241] The above has described an example of the system block of the display device.

[0242] Next, an example of the configuration of the display device will be described with reference to FIGS. 24(A), (B), (C), (D), and ( E).

[0243] In FIG. 24(A), circuits having a function of outputting signals to the pixel portion 5364 (for example, circuit 5 362, circuit 5363_1, and circuit 5363_2, etc.) are formed on the same substrate 5380 as the pixel portion 5364. And the circuit 5361 is formed on a substrate different from the pixel portion 5364 Thus, the number of external components is reduced, so that the cost can be reduced. Or, since the number of signals or voltages input to the substrate 5380 is reduced, the number of connections between the substrate 5380 and the external components can be reduced. Therefore, the reliability or the yield can be improved.

[0244] When the circuit is formed on a substrate different from the pixel portion 5364, the substrate can be mounted on an FPC (Flexible Printed Circuit) by the TAB (Tape Automated Bonding) method. Or, the substrate can be mounted on the same substrate 538 0 as the pixel portion 5364 by the COG (Chip on Glass) method.

[0245] When the circuit is formed on a substrate different from the pixel portion 5364, transistors using single-crystalline semiconductors can be formed on the substrate. Therefore, the circuit formed on the substrate can obtain merits such as improvement of the driving frequency, improvement of the driving voltage, and reduction of the variation of the output signal.

[0246] In many cases, signals, voltages, currents, etc. are input from an external circuit through the input terminal 5381.

[0247] In FIG. 24(B), a circuit having a low driving frequency (for example, circuit 5363_1, circuit 5363_​​​​​ (2) is formed on the same substrate 5380 as the pixel portion 5364. And the circuit 5361 and the circuit 5362 are formed on a substrate different from the pixel portion 5364. Thus, it becomes possible to configure the circuit formed on the substrate 5380 with transistors having a small mobility. Therefore, as the semiconductor layer of the transistor, it becomes possible to use a non-single crystal semiconductor, an amorphous semiconductor, a microcrystalline semiconductor, an organic semiconductor, an oxide semiconductor, or the like. Accordingly, it is possible to achieve an increase in the size of the display device, a reduction in the number of processes, a reduction in cost, or an improvement in yield.

[0248] Note that, as shown in FIG. 24(C), a part of the circuit 5362 (circuit 5362a) is formed on the same substrate 5380 as the pixel portion 53 64, and the remaining circuit 5362 (circuit 5362b) can be formed on a substrate different from the pixel portion 5 364. The circuit 5362a often has a circuit (for example, a shift register, a selector, a switch, etc.) that can be configured by transistors with low mobility. And the circuit 5362b often has a circuit (for example, a shift register, a latch circuit, a buffer circuit, a DA conversion circuit, an AD conversion circuit, etc.) that is preferably configured by transistors with high mobility and small characteristic variations. By doing so, as in FIG. 24(B), as the semiconductor layer of the transistor, it becomes possible to use a non-single crystal semiconductor, an amorphous semiconductor, a microcrystalline semiconductor, an organic semiconductor, or an oxide semiconductor, etc., and further reduce external components.

[0249] In FIG. 24(D), a circuit having a function of outputting a signal to the pixel portion 5364 (for example, the circuit 5 362, the circuit 5363_1, and the circuit 5363_2, etc.), and controlling these circuits​​​​​​ A circuit having a function (e.g., circuit 5361) is formed on a substrate different from the pixel portion 5364. Thus, the pixel portion and its peripheral circuits can be formed on separate substrates, so that the yield can be improved.

[0250] Similar to FIG. 24(D), in FIGS. 24(A) to (C) as well, the circuits 5363_1 and 5363_2 can be formed on a substrate different from the pixel portion 5364.

[0251] In FIG. 24(E), a part of the circuit 5361 (circuit 5361a) is formed on the same substrate 5380 as the pixel portion 5364, and the remaining circuit 5361 (circuit 5361b) is formed on a substrate different from the pixel portion 5364. The circuit 5361a can be configured by transistors with low mobility (e.g., switches, selectors, level shift circuits, etc.). In many cases, the circuit 5361b is preferably configured using transistors with high mobility and small variation, such as shift registers, timing generators, oscillators, regulators, or analog buffers. In many cases, it has such circuits.

[0252] In FIGS. 24(A) to (D) as well, the circuit 5361a can be formed on the same substrate as the pixel portion 5364, and the circuit 5361b can be formed on a substrate different from the pixel portion 5364.

[0253] The display device of this embodiment has been described above. The circuits 5363_1 and 5363_2 can use the semiconductor devices or shift registers of Embodiments 1 to 4. In this case, the circuits 5363_1 and 5363_2 and the pixel portion are formed on the same substrate. By making this happen, the polarities of all the transistors formed on the substrate can be made N-channel type or P-channel type. Therefore, it is possible to reduce the number of processes, improve the yield , improve the reliability, or reduce the cost. In particular, when the polarities of all the transistors are N-channel type, it becomes possible to use a non-single crystal semiconductor, a microcrystalline semiconductor, an organic semiconductor, an oxide semiconductor, etc. as the semiconductor layer of the transistor. Thus, it is possible to increase the size of the display device, reduce the cost, or improve

[0254] the yield. Incidentally, transistors using a non-single crystal semiconductor, a microcrystalline semiconductor, an organic semiconductor, an oxide semiconductor, etc. as the semiconductor layer often exhibit characteristic degradation such as an increase in the threshold voltage or a decrease in the mobility. However, the semiconductor devices or shift registers of Embodiments 1 to 4 can suppress the characteristic degradation of the transistor, so the life of the display device can be extended.

[0255] Incidentally, as a part of the circuit 5362, it is possible to use the semiconductor devices or shift registers of Embodiments 1 to 4. For example, the circuit 5362a can have the semiconductor devices or shift registers of Embodiments 1 to 4.

[0256] (Embodiment 6) In this embodiment, an example of a signal line driving circuit will be described. Note that the signal line driving circuit can be shown as a semiconductor device or a signal generation circuit.

[0257] An example of the signal line driving circuit will be described with reference to Fig. 25(A). The signal It has a plurality of circuits such as circuits 502_1 to 502_N (N is a natural number), circuit 500, and circuit 5 01. Each of the circuits 502_1 to 502_N has a plurality of transistors such as transistors 503_ 1 to 503_k (k is a natural number). The transistors 503 _1 to 503_k shall be of the N-channel type. However, it is not limited to this, and the transistors 503 _1 to 503_k can be of the P-channel type, or can be a CMOS type switch.

[0258] Regarding the connection relationship of the signal line driving circuit, circuit 502_1 will be taken as an example for explanation. The first terminals of the transistors 503 _1 to 503_k are connected to wiring 505_1. The second terminals of the transistors 5 03_1 to 503_k are each connected to wirings S1 to Sk. The gates of the transistors 503 _1 to 503_k are each connected to wirings 504_1 to 504_k . For example, the first terminal of transistor 503_1 is connected to wiring 50,5_1, and the second terminal of transistor 503_1 is connected to wiring S1, and the gate of transistor 503_1 is connected to wiring 504_1.

[0259] Circuit 500 has a function of supplying signals to circuits 502_1 to 502_ N via wirings 504_1 to 504_k, and can function as a shift register, a decoder, or the like . The signal is often a digital signal and can function as a selection signal . And wirings 504_1 to 504_k can function as signal lines .

[0260] Circuit 501 has a function of outputting signals to circuits 502_1 to 502_N, and generates a video signal It can function as a circuit or the like. For example, circuit 501 supplies a signal to circuit 502_1 via wiring 505_1. At the same time, it supplies a signal to circuit 502_2 via wiring 505_2. The signal is often an analog signal and can function as a video signal. And wirings 505_1 to 505_N can function as signal lines. Circuits 502_1 to 502_N have a function of selecting which wiring to output the output signal of circuit 501 to, and can function as a selector circuit. For example, circuit 502_1 has a function of selecting which of wirings S1 to Sk to output the signal that circuit 501 outputs to wiring 505_1.

[0261] Transistors 503_1 to 503_k each have a function of controlling the conduction state between wiring 505_1 and wirings S1 to Sk according to the output signal of circuit 500, and function as switches.

[0262] Next, the operation of the signal line driving circuit in FIG. 25(A) will be described with reference to the timing chart in FIG. 25(B). FIG. 25(B) shows an example of signal 514_1 input to wiring 504_1, signal 514_2 input to wiring 504_2, signal 514_k input to wiring 504_k, signal 515_1 input to wiring �05_1, and signal 515_2 input to wiring 505_2.

[0263] Note that one operation period of the signal line driving circuit corresponds to one gate selection period in the display device. One gate selection period means that a pixel belonging to a certain row is selected and a video signal is written to the pixel.

[0264] ​​​​​​​​​​​It refers to the period during which it is possible.

[0265] Note that one gate selection period is divided into period T0, period T1, up to period Tk. Period T0 is a period for simultaneously applying a precharge voltage to the pixels belonging to the selected row and can function as a precharge period. Periods T1 to Tk are each a period for writing a video signal to the pixels belonging to the selected row and can function as a writing period.

[0266] For the sake of convenience, the operation of the signal line driving circuit will be described by taking the operation of circuit 502_1 as an example.

[0267] First, in period T0, circuit 500 outputs signals of H level to wirings 504_1 to 504_k. Then, transistors 503_1 to 503_k turn on, so that wiring 505 _1 and wirings S1 to Sk are in a conductive state. At this time, since circuit 501 supplies a precharge voltage Vp to wiring 505_1 the precharge voltage Vp is output to wirings S1 to Sk via transistors 5 03_1 to 503_k respectively. And since the precharge voltage Vp is written to the pixels belonging to the selected row, the pixels belonging to the selected row are precharged.

[0268] Next, in period T1, circuit 500 outputs a signal of H level to wiring 504_1. Then, transistor 503_1 turns on, so that wiring 505_1 and wiring S1 are in a conductive state and wiring 505_1 and wirings S2 to Sk are in a non-conductive state. At this time, assuming that circuit 501 outputs signal Data(S1) to wiring 505_1, signal D Data(S1) is output to wiring S1 via transistor 503_1. Thus , the signal Data(S1) is written to the pixels belonging to the selected row among the pixels connected to wiring S1.

[0269] Next, in period T2, circuit 500 outputs a signal of H level to wiring 504_2. Then, since transistor 503_2 turns on, wiring 505_2 and wiring S2 become conductive. And wiring 505_1 and wiring S1 become non-conductive, and wiring 505_1 and wiring S3~Sk remain non-conductive. At this time, assuming that circuit 501 outputs signal Data( S2) to wiring 505_1, signal Data(S2) is output to wiring S2 via transistor 503_2. Thus, signal Data(S2) is written to the pixels belonging to the selected row among the pixels connected to wiring S2.

[0270] [[ID=ZZ]] Thereafter, until period Tk, circuit 500 outputs signals of H level to wirings 504_1~504_k in sequence. Therefore, similar to period T1 and period T2, from period T3 to period Tk, circuit 5 00 outputs signals of H level to wirings 504_3~504_k in sequence. Thus, transistors 503_3~503_k turn on in sequence, so transistors 503_1~503_ k turn on in sequence. Therefore, the signals output from circuit 501 are output to wirings S1~Sk in sequence. Thus, it becomes possible to write signals to the pixels belonging to the selected row in sequence.

[0271] As described above, an example of the signal line driving circuit has been explained. Since the signal line driving circuit of the present embodiment has a circuit that functions as a selector, the number of signals or the number of wirings can be reduced. ​ Alternatively, before writing a video signal to a pixel (during period T0), a voltage for pre-charging is written to the pixel, so that the writing time of the video signal can be shortened. Therefore it is possible to increase the size of the display device and increase the resolution of the display device. However, it is not limited to this and it is possible to omit period T0 and not pre-charge the pixel.

[0272] If k is too large, the writing time to the pixel becomes short, so the writing of the video signal to the pixel may not be completed within the time. Therefore, it is preferable that k ≤ 6. More preferably, it is preferable that k ≤ 3. Even more preferably, it is preferable that k = 2. In particular, when the color elements of the pixel are divided into n (n is a natural number) pieces, it is possible to set k = n. For example, when the color elements of the pixel are divided into three: red (R), green (G), and blue (B), it is possible to set k = 3. In this case, one gate selection period is divided into period T0, period T1

[0273] , period T2, and period T3. And in period T1, period T2, and period T3, it is possible to write the video signal to the red (R) pixel, the green (G) pixel, and the blue (B) pixel respectively . However, it is not limited to this, and the order of period T1, period T2, and period T3 can be set arbitrarily . .

[0274] In particular, when the pixel is divided into n (n is a natural number) sub-pixels (hereinafter also referred to as sub-pixels or auxiliary pixels) , it is possible to set k = n. For example, when the pixel is divided into two sub-pixels , it is possible to set k = 2. In this case, one gate selection period is period T ​0 is divided into period T1 and period T2. During period T1, a video signal is written to one of the two sub-pixels, and during period T2, a video signal is written to the other of the two sub-pixels. This is possible.

[0275] Since the driving frequencies of circuit 500 and circuits 502_1 to 502_N are often low, circuits 500 and 502_1 to 502_N can be formed on the same substrate as the pixel portion. In this way, the number of connections between the substrate on which the pixel portion is formed and the external circuit can be reduced, so that the yield can be improved or the reliability can be improved. Further, as shown in FIG. 2 4(C), by forming the scanning line driving circuit on the same substrate as the pixel portion, the number of connections to the external circuit can be further reduced.

[0276] As circuit 500, the semiconductor device or shift register of Embodiments 1 to 4 can be used. In this case, the polarities of all the transistors included in circuit 500 can be made N-channel type or P-channel type. Therefore, the number of manufacturing steps can be reduced, the yield can be improved, or the cost can be reduced.

[0277] In addition to circuit 500, the polarities of all the transistors included in circuits 502_1 to 502_N can also be made N-channel type or P-channel type. Therefore, when circuits 5 00 and circuits 502_1 to 502_N are formed on the same substrate as the pixel portion, the number of manufacturing steps can be reduced, the yield can be improved, or the cost can be reduced. In particular, by making the polarities of all the transistors N-channel type, as the semiconductor layer of the transistor, a non-single crystal It is possible to use a single crystal semiconductor, an amorphous semiconductor, a microcrystalline semiconductor, an organic semiconductor, an oxide semiconductor, or the like. This is because the drive frequencies of circuit 500 and circuits 502_1 to 502_N are often low.

[0278] (Embodiment 7) In this embodiment, the configuration and operation of pixels applicable to a liquid crystal display device will be described.

[0279] FIG. 26(A) shows an example of a pixel. Pixel 5420 includes a transistor 5421, a liquid crystal element 5422, and a capacitor element 5423. The first terminal of transistor 5421 is connected to wiring 5431, the second terminal of transistor 5421 is connected to one electrode of liquid crystal element 5422 and one electrode of capacitor element 5423, and the gate of transistor 5421 is connected to wiring 5432. The other electrode of liquid crystal element 5422 is connected to electrode 5434 and the other electrode of capacitor element 5423 is connected to wiring 5433.

[0280] For example, a video signal can be input to wiring 5431. For example, a scan signal, a selection signal, or a gate signal can be input to wiring 543 2. For example, a constant voltage can be supplied to wiring 5433. For example, a constant voltage can be supplied to electrode 5 434. However, this is not limited thereto. By supplying a precharge voltage to wiring 5431, it is possible to shorten the writing time of the video signal. Or, by inputting a signal to wiring 5433, it is possible to control the voltage applied to liquid crystal element 5422. Or ​​​​​When a signal is input to the electrode 5434, it is possible to achieve frame inversion driving. It is possible.

[0281] Note that the wiring 5431 can function as a signal line, a video signal line, or a source line. The wiring 5432 can function as a signal line, a scanning line, or a gate line. The wiring 5433 can function as a power line or a capacitance line. The electrode 543 4 can function as a common electrode or a counter electrode. However, it is not limited to this. When a voltage is supplied to the wiring 5431 and the wiring 5432, these wirings can function as power lines. Or, when a signal is input to the wiring 5433, the wiring 5433 can function as a signal line.

[0282] The transistor 5421 has a function of controlling the timing of writing a video signal to a pixel by controlling the conduction state between the wiring 5431 and one electrode of the liquid crystal element 5422, and can function as a switch. The capacitor element 5423 has a function of holding the potential difference between one electrode of the liquid crystal element 5422 and the wiring 5433 and keeping the voltage applied to the liquid crystal element 5422 constant, and functions as a holding capacitance. However, it is not limited to this.

[0283] FIG. 26(B) shows an example of a timing chart for explaining the operation of the pixel in FIG. 26(A). FIG. 26(B) shows signals 5442_j (j is a natural number), signal 5442_j + 1 , signal 5441_i (i is a natural number), signal 5441_i + 1, and voltage 5442. And FIG. 26(B) shows the k-th (k is a natural number) frame and the k + 1-th frame. Note that signal 5442_j, signal 5442_j+1, signal 5441_i, signal 5441_i +1, and voltage 5442 are, respectively, an example of a signal input to wiring 5432 in the j-th row, a signal input to wiring 5432 in the (j + 1)-th row, a signal input to wiring 5431 in the i-th column, and a signal input to wiring 5431 in the (i + 1)-th column, and a voltage supplied to wiring 5432.

[0284] The operation of pixel 5420 belonging to the j-th row and i-th column will be described. When signal 5442_j becomes the H level, transistor 5421 turns on. Therefore, since one electrode of wiring 5431 in the i-th column and liquid crystal element 5422 are in a conductive state, signal 5441_j is input to one electrode of liquid crystal element 5422 through transistor 5421. And capacitor element 5423 maintains the potential difference between the potential of one electrode of liquid crystal element 5422 at this time and the potential of wiring 5433. Therefore, thereafter, until signal 5442_j becomes the H level again, the voltage applied to liquid crystal element 5422 remains constant. And liquid crystal element 5422 expresses a gradation corresponding to the applied voltage.

[0285] Note that FIG. 26(B) shows an example in the case where a positive-polarity signal and a negative-polarity signal are alternately input to wiring 5431 every one-row selection period. The positive-polarity signal is a signal whose potential is higher than a reference value (for example, the potential of electrode 5434), and the negative-polarity signal is a signal whose potential is lower than the reference value (for example, the potential of electrode 5434). However, it is not limited to this, and the signal input to wiring 5431 can have the same polarity during one frame period.

[0286] Note that FIG. 26(B) shows that the polarity of signal 5441_i and the polarity of signal 5441_i+1 are An example where they are different from each other is shown. However, it is not limited to this, and it is possible that the polarity of signal 5441_i is the same as the polarity of signal 5441_i + 1.

[0287] Note that FIG. 26(B) shows an example where the period during which signal 5442_j becomes the H level and the period during which signal 5442_j +1 becomes the H level do not overlap. However, it is not limited to this, and as shown in FIG. 26(C), the period during which signal 5442_j becomes the H level and the period during which signal 54 42_j + 1 becomes the H level may overlap. In this case, it is preferable that signals of the same polarity are supplied to wiring 543 1 during one frame period. By doing so, using signal 5441_j written to the pixel in the j-th row, the pixel in the j + 1-th row can be precharged. In this way, the writing time of the video signal to the pixel can be shortened. Therefore, the display device can be made high-definition. Or, the display part of the display device can be made larger. Or, since signals of the same polarity are input to wiring 5431 during one frame period, power consumption can be reduced.

[0288] Note that by combining the pixel configuration in FIG. 27(A) and the timing chart in FIG. 26(C), dot inversion driving can be realized. In the pixel configuration in FIG. 27(A), pixel 5420(i, j) is connected to wiring 5431_i. On the other hand, pixel 5420(i, j + 1) is connected to wiring 5431_i + 1. That is, the pixels belonging to the i-th column are alternately connected to wiring 5431_i and wiring 5431_i + 1 one row at a time. In this way, for the pixels belonging to the i-th column, signals of positive polarity and negative polarity are alternately written one row at a time, so ​​​​, dot inversion driving can be achieved. However, it is not limited to this, and the pixels belonging to the i-th column can be alternately connected to the wiring 5431_i and the wiring 5431 _i + 1 for each multiple rows (for example, 2 rows or 3 rows).

[0289] Note that as the pixel configuration, it is possible to use a sub-pixel structure. FIGS. 27(B), and (C) show the configuration when the pixel is divided into two sub-pixels. And in FIG. 27( B), a sub-pixel structure called 1S + 2G is shown, and in FIG. 27(C), a 2S + 1 G sub-pixel structure is shown. The sub-pixels 5420A and 5420B correspond to the pixel 5420. The transistors 5421A and 5421B correspond to the tra nsistor 5421. The liquid crystal elements 5422A and 5422B correspond to the liquid crystal element 5422. The capacitor elements 5423A and 5423B correspond to the capacitor element 5423 correspondingly. The wirings 5431A and 5431B correspond to the wiring 5431. The wiring 54 32A and the wiring 5432B correspond to the wiring 5432.

[0290] The pixel configuration and the pixel driving method of the present embodiment have been described above. The pixels of the present embodiment can be combined with the semiconductor devices, shift registers, display devices, or signal line driving circuits of Embodiments 1 to 6 to obtain various merits. For example when a sub-pixel structure is used as the pixel, the number of signals required to drive the display device increases. Therefore, the number of gate lines or the number of source lines increases. As a result, the number of connections between the substrate on which the pixel portion is formed and the external circuit may increase significantly However, even if the number of gate lines increases, as shown in Embodiment 5, the scanning line driving circuit can be formed on the same substrate as the pixel section. Therefore, pixels with a sub-pixel structure can be used without significantly increasing the number of connections between the substrate on which the pixel section is formed and the external circuit. Alternatively, even if the number of source lines increases, the signal line driving circuit of Embodiment 6 can be formed on the same substrate as the pixel section . Therefore, pixels with a sub-pixel structure can be used without significantly increasing the number of connections between the substrate on which the pixel section is formed and the external circuit . Or, when a signal is input to the capacitance line, the number of connections between the substrate on which the pixel section is formed and the external circuit may significantly increase . Therefore, a signal can be supplied to the capacitance line using the semiconductor device or shift register of Embodiments 1 to 4. And the semiconductor device or shift register of Embodiments 1 to 4 can be formed on the same substrate as the pixel section

[0291] . Therefore, a signal can be input to the capacitance line without significantly increasing the number of connections between the substrate on which the pixel section is formed and the external circuit . Or, when using AC driving, the writing time of the video signal to the pixel becomes short . As a result, the writing time of the video signal to the pixel may become insufficient. Similarly, when using pixels with a sub-pixel structure, the writing time of the video signal to the pixel becomes short . As a result, the writing time of the video signal to the pixel may become insufficient . Therefore, it is possible to write a video signal to the pixel using the signal line driving circuit of Embodiment 6. In this case, before writing the video signal to the pixel, a voltage for pre-charge is applied to the pixel .

[0292] . Also, when using AC driving, the writing time of the video signal to the pixel becomes short . As a result, the writing time of the video signal to the pixel may become insufficient. Similarly, when using pixels with a sub-pixel structure, the writing time of the video signal to the pixel becomes short . As a result, the writing time of the video signal to the pixel may become insufficient . Therefore, it is possible to write a video signal to the pixel using the signal line driving circuit of Embodiment 6. In this case, before writing the video signal to the pixel, a voltage for pre-charge is applied to the pixel . Therefore, it is possible to write a video signal to the pixel using the signal line driving circuit of Embodiment 6. In this case, before writing the video signal to the pixel, a voltage for pre-charge is applied to the pixel . , the video signal can be written to the pixel in a short time. As shown in (B), the period in which one row is selected can overlap with the period in which another row is selected. By this, it is possible to use a video signal of another row as a voltage for precharging. .

[0293] (Embodiment 8) In this embodiment, an example of a cross-sectional structure of a display device will be described with reference to FIGS. Please refer to C) for explanation.

[0294] 29A is an example of a top view of a display device. A pixel portion 5393 is formed. An example of the driver circuit 5392 is a scanning line driver circuit. , or a signal line driver circuit.

[0295] FIG. 29(B) shows an example of the cross section AB of FIG. 29(A). 5400, a conductive layer 5401 formed on the substrate 5400, and An insulating layer 5402 is formed to cover the conductive layer 5401 and the insulating layer 5402. and a semiconductor layer 5403b formed on the semiconductor layer 5403a. a conductive layer 5404 formed on the semiconductor layer 5403b and on the insulating layer 5402; an insulating layer 5405 having an opening formed on the edge layer 5402 and on the conductive layer 5404; a conductive layer 5406 formed on the insulating layer 5405 and in the opening of the insulating layer 5405; an insulating layer 5408 disposed on the layer 5405 and on the conductive layer 5406; a liquid crystal layer 5407 formed on the insulating layer 5408; 5 shows a conductive layer 5409 formed over the conductive layer 5409 and a substrate 5410 formed over the conductive layer 5409 .

[0296] The conductive layer 5401 can function as a gate electrode. The conductive layer 5404 can function as a gate insulating film. The insulating layer 5405 can function as an electrode, an electrode of a capacitor, or the like. The conductive layer 5406 can function as a wiring, a pixel electrode, or a planarization film. The insulating layer 5408 can function as a polarizer or a reflector. The conductive layer 5409 can function as a counter electrode or a common electrode. It is possible.

[0297] Here, a parasitic capacitance may occur between the driver circuit 5392 and the conductive layer 5409. As a result, the output signal of the driver circuit 5392 or the potential of each node may be rounded or delayed. Or, the power consumption will increase. However, as shown in Figure 29(B), As shown in FIG. 5B, an insulating layer 5408 that can function as a sealant is formed on the driver circuit 5392. By forming the conductive layer 5409, the parasitic capacitance generated between the driver circuit 5392 and the conductive layer 5409 is reduced. This is because the dielectric constant of the sealing material is lower than that of the liquid crystal layer. Therefore, the output signal of the driver circuit 5392 or the potential of each node is Alternatively, the power consumption of the driver circuit 5392 can be reduced. This can be done.

[0298] As shown in FIG. 29C, a film that functions as a sealant is provided on a part of the driver circuit 5392. In this case, an insulating layer 5408 can be formed. It is possible to reduce the parasitic capacitance generated between the drive circuit 5392 and the conductive layer 5409 and reduce the smear or delay of the output signal of the drive circuit 5392 or the potential of each node However, it is not limited to this, and it is possible that the insulating layer 5408 that can function as a sealing material is not formed on the drive circuit 5392

[0299] Note that the display element is not limited to a liquid crystal element, and various display elements such as an EL element or an electrophoretic element can be used

[0300] As described above, in this embodiment, an example of the cross-sectional structure of the display device has been described. Such a structure can be combined with the semiconductor device or the shift register of Embodiments 1 to 4 For example, when using a non-single crystal semiconductor, an amorphous semiconductor , a microcrystalline semiconductor, an organic semiconductor, or an oxide semiconductor as the semiconductor layer of the transistor, the channel width of the transistor often becomes large. However, if the parasitic capacitance of the drive circuit can be reduced as in this embodiment, the channel width of the transistor can be reduced. Therefore, since the layout area can be reduced, the display device can be made into a narrow bezel. Or the display device can be made high-definition

[0301] (Embodiment 9) In this embodiment, an example of the structure of the transistor will be described with reference to FIGS. 30(A), (B), and (C )

[0302] FIG. 30(A) is an example of the configuration of a top-gate type transistor. FIG. 30(B) is an example of the configuration of a bottom-gate type transistor. FIG. 30(C) uses a semiconductor substrate ​​​​​This is an example of the structure of a transistor fabricated in this way.

[0303] Fig. 30(A) shows a substrate 5260, an insulating layer 5261 formed on the substrate 5260, a semiconductor layer 5262 formed on the insulating layer 5261 and having regions 5262a, 5262b, 5262c, regions 5262d, and 5262e, an insulating layer 5263 formed to cover the semiconductor layer 5262, a conductive layer 5264 formed on the semiconductor layer 5262 and the insulating layer 5263, an insulating layer 5265 formed on the insulating layer 5263 and the conductive layer 5264 and having an opening, a conductive layer 5266 formed on the insulating layer 5265 and in the opening of the insulating layer 5265, an insulating layer 5267 formed on the conductive layer 5266 and on the insulating layer 5265 and having an opening, a conductive layer 5268 formed on the insulating layer 5267 and in the opening of the insulating layer 5267, an insulating layer 5269 formed on the insulating layer 5267 and on the conductive layer 5268 and having an opening, a light-emitting layer 5270 formed on the insulating layer 5269 and in the opening of the insulating layer 5269, and a conductive layer 5271 formed on the insulating layer 5269 and on the light-emitting layer 5270. are shown.

[0304] Fig. 30(B) shows a substrate 5300, a conductive layer 5301 formed on the substrate 5300, an insulating layer 5302 formed to cover the conductive layer 5301, a semiconductor layer 5303a formed on the conductive layer 5301 and the insulating layer 5302, a semiconductor layer 5303b formed on the semiconductor layer 5303a, a conductive layer 5304 formed on the semiconductor layer 5303b and on the insulating layer 5302, an insulating layer 5305 formed on the insulating layer 5302 and on the conductive layer 5304 and having an opening, a conductive layer 5306 formed on the insulating layer 5305 and in the opening of the insulating layer 5305, and a conductive layer 5306 formed on the insulating layer 5305 and in the opening of the insulating layer 5305. 306, and a liquid crystal layer 5307 disposed on the insulating layer 5305 and on the conductive layer 5306, and a conductive layer 5308 formed on the liquid crystal layer 5307 are shown.

[0305] FIG. 30(C) shows a semiconductor substrate 5352 having regions 5353 and 5355, and a semiconductor insulating layer 5356 formed on the semiconductor substrate 5352, and an insulating layer formed on the semiconductor substrate 5352 5354, a conductive layer 5357 formed on the insulating layer 5356, and an insulating layer formed on the insulating layer 535 4, the insulating layer 5356, and the conductive layer 5357, and an insulating layer 535 8 having an opening formed thereon, and a conductive layer 5359 formed on the insulating layer 5358 and in the opening of the insulating layer 5358 are shown. In this way, transistors are fabricated in regions 5350 and 5351, respectively.

[0306] The insulating layer 5261 can function as a base film. The insulating layer 5354 functions as an element isolation layer (e.g., a field oxide film). The insulating layers 5263, 5302, and 5356 can function as a gate insulating film. The conductive layers 5264, 5301, and 5357 can function as a gate electrode. The insulating layers 5265, 5267, 5305, and 5358 can function as an interlayer film or a planarization film. The conductive layers 5266, 5304, and 5359 can function as a wiring, an electrode of a transistor, or an electrode of a capacitor element, etc. The conductive layers 5268 and 5306 can function as a pixel electrode or a reflective electrode, etc. The insulating layer 5269 can function as a bank. The conductive layers 5271 and 5308 can function as a counter electrode or a common electrode, etc. ​​​ is possible.

[0307] Examples of the substrate 5260 and the substrate 5300 include a glass substrate, a quartz substrate, a silicon substrate (or a single crystal substrate), an SOI substrate, a plastic substrate, a metal substrate, a stainless substrate, a ste ainless steel foil-containing substrate, a tungsten substrate, a substrate having a tungsten foil or a flexible substrate. Examples of the glass substrate include barium borosilicate glass and aluminoborosilicate glass. Examples of the flexible substrate include polyethylene tere phthalate (PET), polyethylene naphthalate (PEN), plastics typified by polyethersulfone (PES), or synthetic resins having flexibility such as acrylic. In addition, there are laminated films (such as polypropylene, polyester, vinyl, polyvinyl fluoride, vinyl chloride), paper containing fibrous materials, base films (such as polyester, polyamide, inorganic vapor deposition films, papers, etc.).

[0308] As the semiconductor substrate 5352, for example, a single crystal Si substrate having an n-type or p-type conductivity type can be used. However, it is not limited thereto, and the same as the substrate 5260 can be used. The region 5353 is, for example, a region in which impurities are added to the semiconductor substrate 5352 and functions as a well. For example, when the semiconductor substrate 5352 has a p-type conductivity type, the region 5353 has an n-type conductivity type and functions as an n-well. On the other hand, when the semiconductor substrate 5352 has an n-type conductivity type, the region 5353 has a p-type conductivity type and functions as a p-well. The region 5355 is, for example, a region in which impurities are added to the semiconductor substrate 5 is possible. and functions as a well. For example, when the semiconductor substrate 5352 has a p-type conductivity type, the region 5353 has an n-type conductivity type and functions as an n-well. On the other hand, when the semiconductor substrate 5352 has an n-type conductivity type, the region 5353 has a p-type conductivity type and functions as a p-well. The region 5355 is, for example, a region in which impurities are added to the semiconductor substrate 5 and functions as a well. For example, when the semiconductor substrate 5352 has a p-type conductivity type, the region 5353 has an n-type conductivity type and functions as an n-well. On the other hand, when the semiconductor substrate 5352 has an n-type conductivity type, the region 5353 has a p-type conductivity type and functions as a p-well. The region 5355 is, for example, a region in which impurities are added to the semiconductor substrate 5 and functions as a well. For example, when the semiconductor substrate 5352 has a p-type conductivity type, the region 5353 has an n-type conductivity type and functions as an n-well. On the other hand, when the semiconductor substrate 5352 has an n-type conductivity type, the region 5353 has a p-type conductivity type It is an area added to 352 and functions as a source area or a drain area. Note that half An LDD region can be formed on the semiconductor substrate 5352.

[0309] Examples of the insulating layer 5261 include films containing oxygen or nitrogen such as silicon oxide (SiOx), silicon nitride (SiNx), silicon oxynitride (SiOxNy) (x > y), silicon nitride oxide (SiNxOy) (x > y), or a stacked structure thereof. When the insulating layer 5261 is provided in a two-layer structure, as an example, a silicon nitride film can be provided as the first insulating film, and a silicon oxide film can be provided as the second insulating film. When the insulating layer 5261 is provided in a three-layer structure, as an example, a silicon oxide film can be provided as the first insulating film, a silicon nitride film can be provided as the second insulating film, and a silicon oxide film can be provided as the third insulating film. ... ... ... ... ... ...

[0310] Examples of the semiconductor layer 5262, the semiconductor layer 5303a, and the semiconductor layer 5303b include non-crystalline semiconductors (amorphous silicon, polycrystalline silicon, microcrystalline silicon, etc.), single-crystalline semiconductors, compound semiconductors, or oxide semiconductors (ZnO, InGaZnO, SiGe, GaAs, IZO, ITO, SnO, TiO, AlZnSnO (AZTO)), organic semiconductors, or carbon nanotubes. ... ... ... ...

[0311] Note that, for example, the region 5262a is in an intrinsic state where no impurities are added to the semiconductor layer 5262 and functions as a channel region. However, it is possible to add minute impurities to the region 5262a, and the impurities added to the region 5262a are lower in concentration than the impurities added to the region 5262b, the region 5262c, the region 5262d, or the region 5262e. ... ... ... This is preferable. Regions 5262b and 5262d are regions where impurities are added at a low concentration and function as LDD (Lightly Doped Drain) regions. However, it is possible to omit regions 5262b and 5262d. Regions 5262c and 5262e are regions where impurities are added to the semiconductor layer 5262 at a high concentration and function as source regions or drain regions.

[0312] Note that the semiconductor layer 5303b is a semiconductor layer to which an impurity element such as phosphorus is added and has an n-type conductivity type.

[0313] Note that when an oxide semiconductor or a compound semiconductor is used as the semiconductor layer 5303a, it is possible to omit the semiconductor layer 5303b.

[0314] Examples of the insulating layers 5263, 5302, and 5356 include films having oxygen or nitrogen such as silicon oxide (SiOx), silicon nitride (SiNx), silicon oxynitride (SiOxNy) (x > y), silicon nitride oxide (SiNxOy) (x > y), or laminated structures thereof.

[0315] Examples of the conductive layers 5264, 5266, 5268, 5271, 5301, 5304, 5306, 5308, 5357, and 5359 include single-layer conductive films or laminated structures thereof. Examples of the conductive film include aluminum (Al), tantalum (Ta), titanium (Ti), molybdenum (Mo), tungsten (W), neodymium (Nd), chromium (Cr), nickel (Ni). ​​​​​​​​​​​, platinum (Pt), gold (Au), silver (Ag), copper (Cu), manganese (Mn), cobalt ( Co), niobium (Nb), silicon (Si), iron (Fe), palladium (Pd), carbon ( C), scandium (Sc), zinc (Zn), phosphorus (P), boron (B), arsenic (As) , gallium (Ga), indium (In), tin (Sn), oxygen (O), zirconium (Z r), cerium (Ce), a single-element film of one element selected from the group consisting of, or there is a compound containing one or more elements selected from the above group. As an example of the compound is an alloy containing one or more elements selected from the above group (indium tin oxide (I TO), indium zinc oxide (IZO), indium tin oxide containing silicon oxide (ITS O), zinc oxide (ZnO), tin oxide (SnO), cadmium tin oxide (CTO), aluminate neodymium (Al-Nd), aluminum tungsten (Al-Ta), aluminum zirconium (Al -Zr), aluminum titanium (Al-Ti), aluminum cerium (Al-Ce), magnesium silver (Mg-Ag), molybdenum niobium (Mo-Nb), molybdenum tungsten (Mo- W), molybdenum tantalum (Mo-Ta), and other alloy materials), one or more elements selected from the above group and a compound with nitrogen (nitride films such as titanium nitride, tantalum nitride, molybdenum nitride, etc.), or a compound of one or more elements selected from the above group and silicon (tungsten silicide, titanium silicide, nickel silicide, aluminum silicon, molyb bdenum silicide, and other silicide films), etc. In addition, there are nanotube materials such as carbon nanotubes, organic nanotubes, inorganic nanotubes, or metal nanotubes .

[0316] Note that silicon (Si) can contain an n-type impurity (such as phosphorus) or a p-type impurity (such as boron). It is possible to contain them.

[0317] Note that when copper is used as the conductive layer, it is preferable to form a laminated structure in order to improve the adhesion. It is preferable.

[0318] Note that as the conductive layer in contact with the oxide semiconductor or silicon, it is preferable to use molybdenum or titanium. It is preferable to use them.

[0319] Note that by using an alloy material of neodymium and aluminum as the conductive layer, aluminum is less likely to cause hillocks. It is less likely to cause hillocks.

[0320] Note that when using a semiconductor material such as silicon as the conductive layer, it is possible to form the semiconductor material such as silicon simultaneously with the semiconductor layer of the transistor. It is possible to form them simultaneously.

[0321] Note that since ITO, IZO, ITSO, ZnO, Si, SnO, CTO, or carbon nanotubes have translucency, these materials can be used for portions that transmit light, such as pixel electrodes, counter electrodes, or common electrodes. Since they have translucency, these materials can be used for portions that transmit light, such as pixel electrodes, counter electrodes, or common electrodes. It is possible to use them for portions that transmit light, such as pixel electrodes, counter electrodes, or common electrodes.

[0322] Note that by forming a laminated structure using a low-resistance material (for example, aluminum), the resistance of the wiring can be reduced. The resistance of the wiring can be reduced.

[0323] Note that by forming a laminated structure in which a low heat-resistant material (for example, aluminum) is sandwiched between high heat-resistant materials (for example, molybdenum, titanium, neodymium, etc.), the heat resistance of wiring, electrodes, etc. can be increased while taking advantage of the merits of the low heat-resistant material. By forming a laminated structure in which a low heat-resistant material (for example, aluminum) is sandwiched between high heat-resistant materials (for example, molybdenum, titanium, neodymium, etc.), the heat resistance of wiring, electrodes, etc. can be increased while taking advantage of the merits of the low heat-resistant material. While taking advantage of the merits of the low heat-resistant material, the heat resistance of wiring, electrodes, etc., can be increased.

[0324] In addition, a material that reacts with other materials and changes its properties can be sandwiched or covered with a material that is less reactive to the other materials. For example, when connecting ITO and aluminum, it is possible to sandwich neodymium alloy, titanium, molybdenum, etc. between ITO and aluminum. For example, when connecting silicon and aluminum, it is possible to sandwich neodymium alloy, titanium, molybdenum between silicon and aluminum. Moreover, these materials can also be used for wiring, electrodes, conductive layers, conductive films, terminals, vias, plugs, etc. Examples of the insulating layers 5265, 5267, 5269, 5305, and 5358 include a single-layer insulating film or a laminated structure thereof. Examples of the insulating film include a film containing oxygen or nitrogen such as silicon oxide (SiOx), silicon nitride (SiNx), silicon oxynitride (SiOxNy) (x > y), silicon nitride oxide (SiNxOy) (x > y), a film containing carbon such as DLC (diamond-like carbon), or an organic material such as siloxane resin, epoxy, polyimide, polyamide, polyvinylphenol, benzocyclobutene, or acrylic. Examples of the light-emitting layer 5270 include an organic EL element or an inorganic EL element. Examples of the organic EL element include a single-layer structure of a hole injection layer made of a hole injection material, a hole transport layer made of a hole transport material, a light-emitting layer made of a light-emitting material, an electron transport layer made of an electron transport material, an electron injection layer made of an electron injection material, etc., or a laminated structure of a plurality of these materials mixed, or a laminated structure thereof. For example, when connecting ITO and aluminum, it is possible to sandwich neodymium alloy, titanium, molybdenum, etc. between ITO and aluminum. For example, when connecting silicon and aluminum, it is possible to sandwich neodymium alloy, titanium, molybdenum between silicon and aluminum. Moreover, these materials can also be used for wiring, electrodes, conductive layers, conductive films, terminals, vias, plugs, etc. Examples of the insulating layers 5265, 5267, 5269, 5305, and 5358 include a single-layer insulating film or a laminated structure thereof. Examples of the insulating film include a film containing oxygen or nitrogen such as silicon oxide (SiOx), silicon nitride (SiNx), silicon oxynitride (SiOxNy) (x > y), silicon nitride oxide (SiNxOy) (x > y), a film containing carbon such as DLC (diamond-like carbon), or an organic material such as siloxane resin, epoxy, polyimide, polyamide, polyvinylphenol, benzocyclobutene, or acrylic. Examples of the light-emitting layer 5270 include an organic EL element or an inorganic EL element. Examples of the organic EL element include a single-layer structure of a hole injection layer made of a hole injection material, a hole transport layer made of a hole transport material, a light-emitting layer made of a light-emitting material, an electron transport layer made of an electron transport material, an electron injection layer made of an electron injection material, etc., or a laminated structure of a plurality of these materials mixed, or a laminated structure thereof.

[0325] Examples of the insulating layers 5265, 5267, 5269, 5305, and 5358 include a single-layer insulating film or a laminated structure thereof. Examples of the insulating film include a film containing oxygen or nitrogen such as silicon oxide (SiOx), silicon nitride (SiNx), silicon oxynitride (SiOxNy) (x > y), silicon nitride oxide (SiNxOy) (x > y), a film containing carbon such as DLC (diamond-like carbon), or an organic material such as siloxane resin, epoxy, polyimide, polyamide, polyvinylphenol, benzocyclobutene, or acrylic. Examples of the light-emitting layer 5270 include an organic EL element or an inorganic EL element. Examples of the organic EL element include a single-layer structure of a hole injection layer made of a hole injection material, a hole transport layer made of a hole transport material, a light-emitting layer made of a light-emitting material, an electron transport layer made of an electron transport material, an electron injection layer made of an electron injection material, etc., or a laminated structure of a plurality of these materials mixed, or a laminated structure thereof. Examples of the insulating layers 5265, 5267, 5269, 5305, and 5358 include a single-layer insulating film or a laminated structure thereof. Examples of the insulating film include a film containing oxygen or nitrogen such as silicon oxide (SiOx), silicon nitride (SiNx), silicon oxynitride (SiOxNy) (x > y), silicon nitride oxide (SiNxOy) (x > y), a film containing carbon such as DLC (diamond-like carbon), or an organic material such as siloxane resin, epoxy, polyimide, polyamide, polyvinylphenol, benzocyclobutene, or acrylic. Examples of the light-emitting layer 5270 include an organic EL element or an inorganic EL element. Examples of the organic EL element include a single-layer structure of a hole injection layer made of a hole injection material, a hole transport layer made of a hole transport material, a light-emitting layer made of a light-emitting material, an electron transport layer made of an electron transport material, an electron injection layer made of an electron injection material, etc., or a laminated structure of a plurality of these materials mixed, or a laminated structure thereof. Examples of the insulating layers 5265, 5267, 5269, 5305, and 5358 include a single-layer insulating film or a laminated structure thereof. Examples of the insulating film include a film containing oxygen or nitrogen such as silicon oxide (SiOx), silicon nitride (SiNx), silicon oxynitride (SiOxNy) (x > y), silicon nitride oxide (SiNxOy) (x > y), a film containing carbon such as DLC (diamond-like carbon), or an organic material such as siloxane resin, epoxy, polyimide, polyamide, polyvinylphenol, benzocyclobutene, or acrylic. Examples of the light-emitting layer 5270 include an organic EL element or an inorganic EL element. Examples of the organic EL element include a single-layer structure of a hole injection layer made of a hole injection material, a hole transport layer made of a hole transport material, a light-emitting layer made of a light-emitting material, an electron transport layer made of an electron transport material, an electron injection layer made of an electron injection material, etc., or a laminated structure of a plurality of these materials mixed, or a laminated structure thereof. Examples of the insulating layers 5265, 5267, 5269, 5305, and 5358 include a single-layer insulating film or a laminated structure thereof. Examples of the insulating film include a film containing oxygen or nitrogen such as silicon oxide (SiOx), silicon nitride (SiNx), silicon oxynitride (SiOxNy) (x > y), silicon nitride oxide (SiNxOy) (x > y), a film containing carbon such as DLC (diamond-like carbon), or an organic material such as siloxane resin, epoxy, polyimide, polyamide, polyvinylphenol, benzocyclobutene, or acrylic.

[0326] Examples of the light-emitting layer 5270 include an organic EL element or an inorganic EL element. Examples of the organic EL element include a single-layer structure of a hole injection layer made of a hole injection material, a hole transport layer made of a hole transport material, a light-emitting layer made of a light-emitting material, an electron transport layer made of an electron transport material, an electron injection layer made of an electron injection material, etc., or a laminated structure of a plurality of these materials mixed, or a laminated structure thereof. Examples of the organic EL element include a single-layer structure of a hole injection layer made of a hole injection material, a hole transport layer made of a hole transport material, a light-emitting layer made of a light-emitting material, an electron transport layer made of an electron transport material, an electron injection layer made of an electron injection material, etc., or a laminated structure of a plurality of these materials mixed, or a laminated structure thereof. Examples of the organic EL element include a single-layer structure of a hole injection layer made of a hole injection material, a hole transport layer made of a hole transport material, a light-emitting layer made of a light-emitting material, an electron transport layer made of an electron transport material, an electron injection layer made of an electron injection material, etc., or a laminated structure of a plurality of these materials mixed, or a laminated structure thereof. Examples of the organic EL element include a single-layer structure of a hole injection layer made of a hole injection material, a hole transport layer made of a hole transport material, a light-emitting layer made of a light-emitting material, an electron transport layer made of an electron transport material, an electron injection layer made of an electron injection material, etc., or a laminated structure of a plurality of these materials mixed, or a laminated structure thereof. Examples of the organic EL element include a single-layer structure of a hole injection layer made of a hole injection material, a hole transport layer made of a hole transport material, a light-emitting layer made of a light-emitting material, an electron transport layer made of an electron transport material, an electron injection layer made of an electron injection material, etc., or a laminated structure of a plurality of these materials mixed, or a laminated structure thereof.

[0327] Note that on the insulating layer 5305 and on the conductive layer 5306, an insulating layer that functions as an alignment film, an insulating layer that functions as a protrusion, etc. can be formed.

[0328] Note that on the conductive layer 5308, a color filter, a black matrix, or an insulating layer that functions as a protrusion etc. can be formed. Under the conductive layer 5308, an insulating layer that functions as an alignment film can be formed.

[0329] Note that in the cross-sectional structure of Fig. 30(A), the insulating layer 5269, the light-emitting layer 5270, and the conductive layer 5271 are omitted, and the liquid crystal layer 5307 and the conductive layer 5308 shown in Fig. 30(B) can be formed on the insulating layer 526 7 and on the conductive layer 5268.

[0330] Note that in the cross-sectional structure of Fig. 30(B), the liquid crystal layer 5307 and the conductive layer 5308 are omitted, and the insulating layer 5269, the light-emitting layer 5270, and the conductive layer 5271 shown in Fig. 30(A) can be formed on the insulating layer 530 5 and on the conductive layer 5306.

[0331] Note that in the cross-sectional structure of Fig. 30(C), on the insulating layer 5358 and the conductive layer 5359, the insulating layer 5269, the light-emitting layer 5270, and the conductive layer 5271 shown in Fig. 30(A) can be formed. Alternatively, the liquid crystal layer 5307 and the conductive layer 5308 shown in Fig. 30(B) can be formed on the insulating layer 5267 and on the conductive layer 5268. 5267 and on the conductive layer 5268.

[0332] As described above, in this embodiment, an example of the structure of the transistor has been described. The transistor of this embodiment can be applied to Embodiments 1 to 8. In particular, Fig. 3 In 0(B), when using an amorphous semiconductor, microcrystalline semiconductor, organic semiconductor, or oxide semiconductor as the semiconductor layer, the transistor may deteriorate. However, in the semiconductor device, shift register, or display device of Embodiments 1 to 8, it is advantageous because deterioration of the transistor can be suppressed.

[0333] (Embodiment 10) In this embodiment, a layout diagram of the shift register (hereinafter also referred to as a top view) will be described. In this embodiment, as an example, the layout diagram of the shift register described in Embodiment 4 will be described. Note that the content described in this embodiment can be applied not only to the shift register described in Embodiment 4 but also to the semiconductor device, shift register, or display device of Embodiments 1 to 9. It should be noted that the layout diagram of this embodiment is an example and is not

[0334] limited to this. The layout diagram of this embodiment will be described with reference to FIGS. 31 and 32. FIG. 31 shows an example of a partial layout diagram of the shift register, and FIG. 32 shows

[0335] an example of the layout diagram of the flip-flop 401_i as an example. The transistors, wirings, etc. shown in FIGS. 31 and 32 are composed of a conductive layer 601, a semiconductor layer 602, a conductive layer 603, a conductive layer 604, and a contact hole 605. However, it is not limited to this, and it is possible to newly form another conductive layer, insulating film, or another contact hole. For example, it is possible to newly add a contact

[0336] The conductive layer 601 can include a portion that functions as a gate electrode or a wiring. Half The semiconductor layer 602 can include a portion that functions as a semiconductor layer of a transistor. The conductive layer 603 can include a portion that functions as a wiring, a source, or a drain. The conductive layer 604 can include a portion that functions as a transparent electrode, a pixel electrode, or a wiring. The contact hole 605 has a function of connecting the conductive layer 601 and the conductive layer 604, or a function of connecting the conductive layer 603 and the conductive layer 604.

[0337] In an example of FIG. 31, the wiring 412 has an opening 611, and the wiring 413 has an opening 612. In this way, by the wiring 412 and the wiring 413 having openings, the parasitic capacitance can be reduced. Or, the breakdown of the transistor caused by electrostatic breakdown can be suppressed. However, it is not limited to this, and like the wiring 416, the opening 611 or the opening 612 can be omitted. Or, an opening can be provided in the wiring 416 in the same way as the wiring 412 or the wiring 413.

[0338] In an example of FIG. 31, by providing an opening in a part of the intersection of the wiring 412 or the wiring 413 and another wiring, the crosstalk capacitance of the wiring can be reduced. Therefore, noise reduction, or reduction of signal delay or distortion can be achieved.

[0339] In an example of FIG. 31, on a part of the conductive layer 603 included in the wiring 416, the conductive layer 604 is formed. And the conductive layer 604 is connected to the conductive layer 6 through the contact hole 605. It is connected to 03. Thus, the wiring resistance can be reduced, and a decrease in voltage drop , or a reduction in signal delay or distortion can be achieved. However, it is not limited to this, and it is possible to omit the conductive layer 604 and the contact hole 605. Or , similar to the wiring 416, in the wiring 412 or the wiring 413, a conductive layer 604 can also be formed on a part of the conductive layer 603, and the conductive layer 604 can be connected to the conductive layer 603. This is possible.

[0340] Here, in an example of FIG. 31, the wiring widths of the wiring 412, the wiring 413, and the wiring 4 16 are shown as wiring width 621, wiring width 622, and width 623, respectively. And the widths and lengths of the openings 611, the length of the opening 611, the width of the opening 612, and the length of the opening 612 are shown as width 624, length 625, width 626, and length 627, respectively.

[0341] The signals input to the wiring 412 and the wiring 413 are often signals inverted from each other. Therefore, it is preferably set such that the wiring resistance or parasitic capacitance of the wiring 412 is approximately equal to the wiring resistance or parasitic capacitance of the wiring 413. Thus, the wiring 412 preferably includes a portion approximately equal to the wiring width 622. Or, the opening 611 preferably includes a portion approximately equal to the width 626 or the length 627 of the opening 612. However, it is not limited to this, and the wiring width 621, the wiring width 622, the width 624 of the opening 611, the width 624 of the opening 611, the length 625 of the opening 611, or the length 627 of the opening 612 can be set to various values. For example, assume that the cross - capacitance between the wiring 412 and other wirings is larger than the cross - capacitance between the wiring 413 and other wirings. In this case, the wiring 41 624, the width 624 of the opening 611, the length 625 of the opening 611, or the length 627 of the opening 612 can be set to various values. For example, assume that the cross - capacitance between the wiring 412 and other wirings is larger than the cross - capacitance between the wiring 413 and other wirings. In this case, the wiring 41 ​ By reducing the wiring resistance of 2, the signals input to wiring 412 and wiring 413 can be set so that the delays or distortions thereof are substantially equal. For this purpose, wiring 412 can include a portion larger than wiring width 622. Or, the opening 611 can include a portion smaller than the width 626 of opening 612. Or, opening 611 can include a portion shorter than the length 627 of opening 612. On the one hand, when the mutual capacitance between wiring 412 and other wirings is smaller than the mutual capacitance between wiring 413 and other wirings, wiring 412 can include a portion smaller than wiring width 622. Also, opening 611 can include a portion larger than the width 626 of opening 612. Or, opening 611 can include a portion longer than the length 627 of opening 612. It is possible.

[0342] When wiring 416 does not have an opening, wiring 416 preferably includes a portion smaller than wiring width 621 or wiring width 62 2. This is because wiring 416 does not have an opening, so the wiring resistance of wiring 416 is small. However, it is not limited to this, and wiring 4 16 can include a portion larger than wiring width 621 or wiring width 622.

[0343] In an example of FIG. 32, in transistor 101, transistor 102, transistor 103, transistor 201, transistor 202, transistor 203, transistor 204, transistor 301, transistor 302, transistor 303, transistor 304, and / or transistor 305, the conductive layer 601 and the conductive layer 603 of the second terminal are The overlapping area is smaller than the area where the conductive layer 601 of the first terminal overlaps with the conductive layer 603. This is preferable. By doing so, noise reduction of the gate of the transistor 101 or the wiring 401_i can be achieved. Or, concentration of the electric field on the second terminal can be suppressed, so that deterioration or breakdown of the transistor can be suppressed. .

[0344] As described above, an example of the layout diagram of the shift register has been explained. However, as already mentioned, the layout diagram of the present embodiment is an example and is not limited thereto.

[0345] Note that a semiconductor layer 602 can be formed in a portion where the conductive layer 601 and the conductive layer 603 overlap. By doing so, the parasitic capacitance between the conductive layer 601 and the conductive layer 603 can be reduced, so that noise reduction can be achieved. For the same reason, a semiconductor layer 602 or a conductive layer 603 can be formed in a portion where the conductive layer 601 and the conductive layer 604 overlap.

[0346] Note that the conductive layer 604 can be formed on a part of the conductive layer 601, and the conductive layer 601 can be connected to the conductive layer 604 through a contact hole 605. By doing so, the wiring resistance can be reduced. Or, the conductive layer 603 and the conductive layer 604 can be formed on a part of the conductive layer 601, and the conductive layer 601 can be connected to the conductive layer 604 through a contact hole 605, and the conductive layer 603 can be connected to the conductive layer 604 through another contact hole 605. By doing so, the wiring resistance can be further reduced.

[0347] ​​​​​​Note that a conductive layer 604 is formed on a part of the conductive layer 603, and the conductive layer 603 can be connected to the conductive layer 604 through a contact hole 605. By doing so, the wiring resistance can be reduced. Note that a conductive layer 601 or a conductive layer 603 is formed under a part of the conductive layer 604, and the conductive layer 604 can be connected to the conductive layer 601 or the conductive layer 603 through a contact hole 605. By doing so, the wiring resistance can be reduced.

[0348] Note that a conductive layer 601 or a conductive layer 603 is formed under a part of the conductive layer 604, and the conductive layer 604 can be connected to the conductive layer 601 or the conductive layer 603 through a contact hole 605. By doing so, the wiring resistance can be reduced. Note that a conductive layer 601 or a conductive layer 603 is formed under a part of the conductive layer 604, and the conductive layer 604 can be connected to the conductive layer 601 or the conductive layer 603 through a contact hole 605. By doing so, the wiring resistance can be reduced.

[0349] Note that, as described in Embodiment 1, it is possible to increase the parasitic capacitance between the gate and the second terminal of the transistor 101 compared to the parasitic capacitance between the gate and the first terminal of the transistor 101. As shown in FIG. 32, the width of the conductive layer 603 that can function as the first electrode of the transistor 101 is shown as width 631, and the width of the conductive layer 603 that can function as the second electrode of the transistor 101 is shown as width 632. And the width 631 can be larger than the width 632. By doing so, as described in Embodiment 1, it is possible to increase the parasitic capacitance between the gate and the second terminal of the transistor 101 compared to the parasitic capacitance between the gate and the first terminal of the transistor 101. However, it is not limited to this.

[0350] (Embodiment 11) In this embodiment, an example of an electronic device will be described.

[0351] FIGS. 33(A) to 33(H) and FIGS. 34(A) to 34(D) are diagrams showing an electronic device. ​​​​​​​​​​​Yes. These electronic devices can include a housing 5000, a display unit 5001, a speaker 5003, an LED lamp 5004, operation keys 5005 (including operation switches or power switches), connection terminals 5006, a sensor 5007 (having a function of measuring force, displacement, position, speed, acceleration, angular velocity, rotation speed, distance, light, liquid, magnetism, temperature, chemical substances, sound, time, hardness, electric field, current, voltage, power, radiation,

[0352] Figure 33(A) is a mobile computer, which can also have a switch 5009, an infrared port 5010, etc. Figure 33(B) is a portable image playback device with a recording medium (for example, a DVD playback device), which can also have a second display unit 5002, a recording medium reading unit 5011, etc. Figure 33(C) is a goggle-type display, which can also have a second display unit 5002, a support unit 5012, earphones 5013, etc. Figure 33(D) is a portable game machine, which can also have a recording medium reading unit 5011, etc. Figure 33(E) is a projector, which can also have a light source 5033, a projection lens 5034, etc. Figure 33(F) is a portable game machine, which can also have a second display unit 5002, a recording medium reading unit 5011, etc. Figure 33(G) is a television receiver, which can also have a tuner, an image processing unit, etc. Figure 33(H) is a portable television receiver, which can also have a charger 5017 capable of transmitting and receiving signals, etc. Figure 34(A) is a display, as described above In addition to the above, it can have a support base 5018, etc. FIG. 34(B) is a camera and, in addition to the above, it can have an external connection port 5019, a shutter button 5015, an image receiving unit 5016, etc. FIG. 34(C) is a computer, and in addition to the above, it can have a pointing device 5020, an external connection port 5019, a reader / writer 5 021, etc. FIG. 34(D) is a mobile phone, and in addition to the above, it can have an antenna 5014, a tuner for one-segment partial reception service for mobile phones / mobile terminals, etc.

[0353] The electronic devices shown in FIGS. 33(A) to 33(H) and FIGS. 34(A) to 34(D) can have various functions. For example, functions such as displaying various information (still images, moving images, text images, etc.) on a display unit, a touch panel function, a function of displaying a calendar, date, or time, etc., a function of controlling processing by various software (programs), a wireless communication function, a function of connecting to various computer networks using the wireless communication function, a function of transmitting or receiving various data using the wireless communication function, a function of reading a program or data recorded on a recording medium and displaying it on the display unit, etc. can be provided. Furthermore, in an electronic device having a plurality of display units, it can have a function of mainly displaying image information on one display unit and mainly displaying character information on another display unit, or a function of displaying a three-dimensional image by displaying an image considering parallax on a plurality of display units, etc. Furthermore, in an electronic device having an image receiving unit, it can have a function of taking a still image, a function of taking a moving image, a function of taking a photograph ​​​​​​​​A function to automatically or manually correct the captured image, a function to save the captured image to a recording medium (external or built-in to the camera), a function to display the captured image on a display unit, etc. can be provided. The electronic device can have functions such as a function to save the captured image to a recording medium (external or built-in to the camera), a function to display the captured image on a display unit, etc. Note that the functions that the electronic devices shown in FIGS. 33(A) to 33(H) and FIGS. 34(A) to 34(D) can have are not limited to these, and various functions can be provided. The electronic device described in this embodiment is characterized by having a display unit for displaying some kind of information.

[0354] By combining the electronic device described in this embodiment with the semiconductor devices, shift registers, or display devices of Embodiments 1 to 9, improvements in reliability, yield, cost reduction, enlargement of the display unit, high definition of the display unit, etc. can be achieved. The electronic device of this embodiment is characterized by having a display unit for displaying some kind of information. By combining the electronic device of this embodiment with the semiconductor devices, shift registers, or display devices of Embodiments 1 to 9, improvements in reliability, yield, cost reduction, enlargement of the display unit, high definition of the display unit, etc. can be achieved. Next, application examples of the semiconductor device will be described. FIG. 34(E) shows an example in which the semiconductor device is provided integrally with a building. FIG. 34(E) includes a housing 5022, a display unit 5023, a remote control device 5024 as an operation unit, a speaker 5025, etc. The semiconductor device is wall-mounted and integrated with the building, and can be installed without requiring a large installation space.

[0355] Next, application examples of the semiconductor device will be described.

[0356] FIG. 34(E) shows an example in which the semiconductor device is provided integrally with a building. FIG. 34(E) includes a housing 5022, a display unit 5023, a remote control device 5024 as an operation unit, a speaker 5025, etc. The semiconductor device is wall-mounted and integrated with the building, and can be installed without requiring a large installation space. FIG. 34(F) shows another example in which the semiconductor device is provided integrally with a building inside the building. The display panel 5026 is attached integrally with the unit bus 5027, and a bather can view the display panel 5026. Note that in this embodiment, a wall and a unit bath are taken as examples of the building, but in this embodiment the building is not limited to these, and various buildings can be used.

[0357] FIG. 34(F) shows another example in which the semiconductor device is provided integrally with a building inside the building. The display panel 5026 is attached integrally with the unit bus 5027, and a bather can view the display panel 5026. Note that in this embodiment, a wall and a unit bath are taken as examples of the building, but in this embodiment the building is not limited to these, and various buildings can be used.

[0358] Note that in this embodiment, a wall and a unit bath are taken as examples of the building, but in this embodiment The state is not limited to this, and semiconductor devices can be installed in various buildings.

[0359] Next, an example in which a semiconductor device is provided integrally with a moving body will be shown.

[0360] FIG. 34(G) is a diagram showing an example in which a semiconductor device is provided in an automobile. Display panel 5028 is attached to the vehicle body 5029 of the automobile, and can display on demand the operation of the vehicle body or information input from inside and outside the vehicle body. Note that it may have a navigation function. It may have a navigation function.

[0361] FIG. 34(H) is a diagram showing an example in which a semiconductor device is provided integrally with a passenger airplane. FIG. 34(H) is a diagram showing the shape during use when a display panel 5031 is provided on the ceiling 5030 above the seat of the passenger airplane. The display panel 5031 is integrally attached to the ceiling 50 30 via a hinge portion 5032, and the passenger can view the display panel 5031 by the expansion and contraction of the hinge portion 5032. The display panel 5031 has a function of displaying information by being operated by the passenger.

[0362] In this embodiment, examples of the moving body include an automobile body and an airplane body, but it is not limited to this, and it can be installed in various things such as motorcycles, four-wheeled vehicles (including automobiles, buses, etc.), trains (including monorails, railways, etc.), ships, etc.

Explanation of Signs

[0363] 100 Circuit 101 Transistor 102 Transistor 103 Transistor 104 Circuit 105 Circuit​​​ 106 circuit 111 wiring 112 wiring 113 wiring 114 wiring 115 wiring 116 wiring 117 wiring 118 wiring 121 capacitive element 122 transistor 201 transistor 202 transistor 203 transistor 204 transistor 221 capacitive element 301 transistor 302 transistor 303 transistor 304 transistor 305 transistor 306 transistor 307 transistor 400 shift register 401 flip-flop 411 wiring 412 wiring 413 wiring 414 wiring 415 wiring 416 wiring 417 wiring 420 circuit 421 circuit 422 circuit 431 transistor 500 circuit 501 circuit 502 circuit 503 transistor 504 wiring 505 wiring 514 signal 515 signal 540 pixel 601 conductive layer 602 semiconductor layer 603 conductive layer 604 Conductive layer 605 Contact Hole 611 Opening 612 Opening 621 Wiring width 622 Wiring width 623 width 624 width 626 width 631 width 632 width 101p transistor 102a diode 102p transistor 103a diode 103p transistor 104a terminal 104b terminal 104c terminal 104d terminal 105a terminal 105b terminal 105c terminal 105d terminal 105e terminal 105f terminal 105g terminal 111A wiring 112A wiring 112B wiring 112C wiring 112D Wiring 113A wiring 113B wiring 114A wiring 114B wiring 115A wiring 115B wiring 116A wiring 116B wiring 116C wiring 116D Wiring 116E wiring 116F wiring 116G wiring 116H Wiring 116I wiring 201p transistor 202a diode 202p Transistor 203a Diode 203p Transistor 204p Transistor 301p Transistor 302p Transistor 3030 Transistor 303a Diode 303p Transistor 304a Diode 304p Transistor 305a Diode 305p Transistor 5000 Housing 5001 Display Unit 5002 Display Unit 5003 Speaker 5004 LED Lamp 5005 Operation Key 5006 Connection Terminal 5007 Sensor[[ID=4I]] 5008 Microphone 5009 Switch 5010 Infrared Port 5011 Recording Medium Reader 5012 Support Part 5013 Earphone 5014 Antenna 5015 Shutter Button 5016 Image Receiving Part 5017 Charger N5018 Support Stand 5019 External Connection Port 5020 Pointing Device 5021 Reader / Writer 5022 Housing 5023 Display Unit 5024 Remote Control Device 5025 Speaker 5026 Display Panel 5027 Unit Bus 5028 Display Panel 5029 Vehicle Body 5030 Ceiling 5031 indicates panel 5032 hinge part 5033 light source 5,034 projection lens 5260 substrate 5261 insulating layer 5262 semiconductor layer 5263 insulating layer 5264 conductive layer 5265 insulating layer 5265 insulating film 5266 conductive layer 5267 insulating layer 5268 conductive layer 5269 insulating layer 5269 insulating film 5270 light-emitting layer 5271 conductive layer 5273 insulating layer 5300 substrate 5301 conductive layer 5302 insulating layer 5304 conductive layer 5305 insulating layer 5306 conductive layer 5307 liquid crystal layer 5308 conductive layer 5321 transistor 5350 region 5351 region 5352 semiconductor substrate 5353 region 5354 insulating layer 5355 region 5356 insulating layer 5357 conductive layer s5358 insulating layer 5359 conductive layer 5360 video signal 5361 circuit 5362 circuit 5362 wiring 5363 circuit 5364 pixel part 5365 circuit 5366 lighting device 5367 pixel 5371 Wiring 5372 Wiring 5373 Wiring 5380 Substrate 5381 Input Terminal 5391 Substrate 5392 Drive Circuit 5393 Pixel Section 5400 Substrate 5401 Conductive Layer 5402 Insulating Layer 5404 Conductive Layer 5405 Insulating Layer 5406 Conductive Layer 5408 Insulating Layer 5409 Conductive Layer 5410 Substrate 5420 Pixel 5421 Transistor 5421 Wiring 5422 Liquid Crystal Element 5423 Capacitor Element 5431 Wiring 5432 Wiring 5433 Wiring 5434 Electrode 5441 Signal 5442 Signal 5262a Region 5262b Region 5262c Region 5262d Region 5262e Region 5303a Semiconductor Layer 5303b Semiconductor Layer 5361a Circuit 5361b Circuit 5362a Circuit 5362b Circuit 5403a Semiconductor Layer 5403b Semiconductor Layer 5420A Sub-Pixel 5420B Sub-Pixel 5421A Transistor 5421B Transistor 5422A Liquid Crystal Element 5422B Liquid Crystal Element 5423A Capacitance Element 5423B Capacitance Element 5431A Wiring 5431B Wiring 5432A Wiring 5432B Wiring

Claims

1. having first to sixth transistors, each of the first to sixth transistors being a bottom-gate type transistor, one of the source electrode or the drain electrode of the first transistor being always in conduction with the gate line, the other of the source electrode or the drain electrode of the first transistor being always in conduction with the clock signal line, one of the source electrode or the drain electrode of the second transistor being always in conduction with the gate line, one of the source electrode or the drain electrode of the third transistor being always in conduction with the gate electrode of the first transistor, the other of the source electrode or the drain electrode of the third transistor being always in conduction with the power supply line, the gate electrode of the third transistor being always in conduction with the gate electrode of the second transistor, one of the source electrode or the drain electrode of the fourth transistor being always in conduction with the gate electrode of the first transistor, the other of the source electrode or the drain electrode of the fourth transistor being always in conduction with the first signal line, the gate electrode of the fourth transistor being always in conduction with the first signal line, one of the source electrode or the drain electrode of the fifth transistor being always in conduction with the gate electrode of the first transistor, the other of the source electrode or the drain electrode of the fifth transistor being always in conduction with the power supply line, the gate electrode of the fifth transistor being always in conduction with the second signal line, one of the source electrode or the drain electrode of the sixth transistor being always in conduction with the third signal line, the other of the source electrode or the drain electrode of the sixth transistor being always in conduction with the gate electrode of the second transistor, when the potential of the third signal line is at the H level, the H-level potential is supplied from the third signal line to the gate electrode of the sixth transistor and one of the source electrode or the drain electrode of the sixth transistor, when the other of the source electrode or the drain electrode of the second transistor is in a conductive state with the gate line through at least the channel formation region of the second transistor, the potential of the other of the source electrode or the drain electrode of the second transistor is input to the gate line through at least the channel formation region of the second transistor, The first conductive layer having a function as one of the source electrode or the drain electrode of the first transistor has a function as one of the source electrode or the drain electrode of the second transistor, In a plan view, the area where the first conductive layer overlapping the second conductive layer having a function as the gate electrode of the first transistor is larger than the area where the third conductive layer having a function as the other of the source electrode or the drain electrode of the first transistor overlaps with the second conductive layer, The fourth conductive layer having a function as the gate electrode of the second transistor has a function as the gate electrode of the third transistor, The fifth conductive layer having a function as the other of the source electrode or the drain electrode of the third transistor has a function as the other of the source electrode or the drain electrode of the fifth transistor, The W (channel width) / L (channel length) of the first transistor is larger than the W / L of the second transistor, The W / L of the first transistor is larger than the W / L of the third transistor, The W / L of the first transistor is larger than the W / L of the fourth transistor, The W / L of the first transistor is larger than the W / L of the fifth transistor, The W / L of the first transistor is larger than the W / L of the sixth transistor, In a plan view, the channel length direction of the first transistor is the first direction, In a plan view, the channel length direction of the fourth transistor is the first direction, In a plan view, the sixth conductive layer having a function as the gate line has a region extending in a second direction intersecting the first direction, At least one of the first to sixth transistors is a semiconductor device having a semiconductor layer including an oxide semiconductor.

2. A gate driver and pixels formed on the same substrate as the gate driver, The gate driver includes first to sixth transistors, Each of the first to sixth transistors is a bottom gate type transistor, One of the source electrode or the drain electrode of the first transistor is always in conduction with the gate line, The other of the source electrode or the drain electrode of the first transistor is always in conduction with the clock signal line, One of the source electrode or the drain electrode of the second transistor is always in conduction with the gate line, One of the source electrode or the drain electrode of the third transistor is always in conduction with the gate electrode of the first transistor. The other of the source electrode or the drain electrode of the third transistor is always in conduction with the power supply line. The gate electrode of the third transistor is always in conduction with the gate electrode of the second transistor. One of the source electrode or the drain electrode of the fourth transistor is always in conduction with the gate electrode of the first transistor. The other of the source electrode or the drain electrode of the fourth transistor is always in conduction with the first signal line. The gate electrode of the fourth transistor is always in conduction with the first signal line. One of the source electrode or the drain electrode of the fifth transistor is always in conduction with the gate electrode of the first transistor. The other of the source electrode or the drain electrode of the fifth transistor is always in conduction with the power supply line. The gate electrode of the fifth transistor is always in conduction with the second signal line. One of the source electrode or the drain electrode of the sixth transistor is always in conduction with the third signal line. The other of the source electrode or the drain electrode of the sixth transistor is always in conduction with the gate electrode of the second transistor. When the potential of the third signal line is at the H level, the H-level potential is supplied from the third signal line to the gate electrode of the sixth transistor and one of the source electrode or the drain electrode of the sixth transistor. When the other of the source electrode or the drain electrode of the second transistor is in conduction with the gate line through at least the channel formation region of the second transistor, the potential of the other of the source electrode or the drain electrode of the second transistor is input to the gate line through at least the channel formation region of the second transistor. The first conductive layer having a function as one of the source electrode or the drain electrode of the first transistor has a function as one of the source electrode or the drain electrode of the second transistor. In a plan view, the area where the first conductive layer overlapping with the second conductive layer having a function as the gate electrode of the first transistor is larger than the area where the third conductive layer having a function as the other of the source electrode or the drain electrode of the first transistor overlaps with the second conductive layer. The fourth conductive layer having a function as the gate electrode of the second transistor has a function as the gate electrode of the third transistor, The fifth conductive layer having a function as the other of the source electrode or the drain electrode of the third transistor has a function as the other of the source electrode or the drain electrode of the fifth transistor, The W (channel width) / L (channel length) of the first transistor is larger than the W / L of the second transistor, The W / L of the first transistor is larger than the W / L of the third transistor, The W / L of the first transistor is larger than the W / L of the fourth transistor, The W / L of the first transistor is larger than the W / L of the fifth transistor, The W / L of the first transistor is larger than the W / L of the sixth transistor, In plan view, the channel length direction of the first transistor is the first direction, In plan view, the channel length direction of the fourth transistor is the first direction, In plan view, the sixth conductive layer having a function as the gate line has a region extending in a second direction intersecting the first direction, The pixel has a seventh transistor, One of the source electrode or the drain electrode of the seventh transistor is always in conduction with the liquid crystal element, The other of the source electrode or the drain electrode of the seventh transistor is always in conduction with the fourth signal line, The gate electrode of the seventh transistor is always in conduction with the gate line, The driving mode of the liquid crystal element is the FFS mode, At least one of the first to seventh transistors has a semiconductor layer having an oxide semiconductor, a display device.

3. Having the first to sixth transistors, Each of the first to sixth transistors is a bottom gate type transistor, One of the source electrode or the drain electrode of the first transistor is always in conduction with the gate line, The other of the source electrode or the drain electrode of the first transistor is always in conduction with the clock signal line, One of the source electrode or the drain electrode of the second transistor is always in conduction with the gate line, One of the source electrode or the drain electrode of the third transistor is always in conduction with the gate electrode of the first transistor, The other of the source electrode or the drain electrode of the third transistor is always in conduction with the power supply line, The gate electrode of the third transistor is always in conduction with the gate electrode of the second transistor. One of the source electrode or the drain electrode of the fourth transistor is always in conduction with the gate electrode of the first transistor. The other of the source electrode or the drain electrode of the fourth transistor is always in conduction with the first signal line. The gate electrode of the fourth transistor is always in conduction with the first signal line. One of the source electrode or the drain electrode of the fifth transistor is always in conduction with the gate electrode of the first transistor. The other of the source electrode or the drain electrode of the fifth transistor is always in conduction with the power supply line. The gate electrode of the fifth transistor is always in conduction with the second signal line. One of the source electrode or the drain electrode of the sixth transistor is always in conduction with the third signal line. The other of the source electrode or the drain electrode of the sixth transistor is always in conduction with the gate electrode of the second transistor. When the potential of the third signal line is at the H level, the H-level potential is supplied from the third signal line to the gate electrode of the sixth transistor and one of the source electrode or the drain electrode of the sixth transistor. When the other of the source electrode or the drain electrode of the second transistor is in a conductive state with the gate line through at least the channel formation region of the second transistor, the potential of the other of the source electrode or the drain electrode of the second transistor is input to the gate line through at least the channel formation region of the second transistor. The first conductive layer having a function as one of the source electrode or the drain electrode of the first transistor has a function as one of the source electrode or the drain electrode of the second transistor. In a plan view, the area where the first conductive layer overlapping the second conductive layer having a function as the gate electrode of the first transistor is larger than the area where the third conductive layer having a function as the other of the source electrode or the drain electrode of the first transistor overlaps the second conductive layer. The fourth conductive layer having a function as the gate electrode of the second transistor has a function as the gate electrode of the third transistor. The fifth conductive layer having a function as the other of the source electrode or the drain electrode of the third transistor has a function as the other of the source electrode or the drain electrode of the fifth transistor. The W (channel width) / L (channel length) of the first transistor is larger than the W / L of the second transistor, The W / L of the first transistor is larger than the W / L of the third transistor, The W / L of the first transistor is larger than the W / L of the fourth transistor, The W / L of the first transistor is larger than the W / L of the fifth transistor, The W / L of the first transistor is larger than the W / L of the sixth transistor, In plan view, the channel length direction of the first transistor is a first direction, In plan view, the channel length direction of the fourth transistor is the first direction, A semiconductor device in which a sixth conductive layer having a function as a gate line has a region extending in a second direction intersecting the first direction in plan view.

Images