Arithmetic processing unit and memory access method
By using data compression during memory access in arithmetic processing units, the memory bandwidth bottleneck in sparse matrix operations is addressed, enhancing performance and reducing fragmentation in graph analysis processing.
Patent Information
- Authority / Receiving Office
- JP · JP
- Patent Type
- Patents
- Current Assignee / Owner
- FUJITSU LTD
- Filing Date
- 2022-03-02
- Publication Date
- 2026-06-08
AI Technical Summary
Graph analysis processing in scientific and technical computing often involves sparse matrix operations that can become a memory bandwidth bottleneck compared to core-level calculations.
An arithmetic processing unit interacts with the main memory and memory controller, employing data compression methods during transfer to optimize memory access, allowing for efficient switching between compressed and uncompressed data without requiring changes to LLC and core design.
This approach speeds up memory access and improves execution performance by reducing the memory bandwidth requirement, particularly in sparse matrix operations like SpMV, while maintaining computational accuracy and reducing memory fragmentation.
Smart Images

Figure 0007870910000019 
Figure 0007870910000020 
Figure 0007870910000021