Systems and methods for carrier storage frequency divider using silicon pin diodes

Abstract

One embodiment includes a PIN diode frequency divider that includes an input matching network configured to receive an input signal at a first frequency, a PIN diode coupled to the input matching network, the PIN diode including a p-type region, an intrinsic region, and an n-type region, the PIN diode is configured to store carriers in the intrinsic region during forward conduction and deplete the stored carriers over multiple cycles of the input signal to achieve frequency division, an inductor electrically connected to the PIN diode and configured to control carrier storage and depletion timing in the PIN diode, a DC bias voltage source connected to the inductor and configured to establish an operating point for carrier storage in the PIN diode, and an output matching network coupled to the PIN diode and configured to output a frequency-divided signal at a second frequency that is lower than the first frequency.

Description

SYSTEMS AND METHODS FOR CARRIER STORAGE FREQUENCY DIVIDER USING SILICON PIN DIODESCROSS-REFERENCE TO RELATED APPLICATIONS

[0001] This application claims priority to U.S. Application No. 63 / 711,426, titled CARRIER STORAGE FREQUENCY DIVIDER USING SILICON PIN DIODES, filed October 24, 2024, which is hereby incorporated by reference in its entirety.FIELD OF INVENTION

[0002] The present disclosure relates to frequency division circuits for high-frequency signals, and more particularly to frequency dividers utilizing silicon PIN diodes with carrier storage properties for terahertz frequency division applications.BACKGROUND

[0003] There has been increased interest in pushing the operating frequency of silicon ICs (integrated circuits) into the THz (terahertz) range (0.1 - 10 THz). The THz band can enable several applications, such as imaging, radar, and 6G wireless communication. The frequency divider is a critical building block in any frequency synthesizer system that would be needed to realize these applications. They are often used, for example, with a Steered Frequency Phase Locked Loop (SFPLL) to synchronize a transmitter and receiver in wireless communication.

[0004] Ideally, frequency dividers should consume low power, have good sensitivity, and not contribute to additional phase noise. They also need to be broadband to account for inaccuracies in passive / active device modeling, which is expected at these frequencies.

[0005] Existing divider topologies fail to address these requirements simultaneously. Injection-locked frequency dividers (IL-FDs) and Miller dividers are popular choices for frequency division at THz frequencies. However, these topologies suffer from low tuning ranges, consume DC power, and face challenges in quadrature output generation. Static dividers can overcome this limitation but at a significant DC power consumption.SUMMARY

[0006] This summary is provided to introduce a selection of concepts in a simplified form that are further described below in the detailed description. This summary is not intended to identify key features or essential features of the claimed subject matter, nor is it intended to be used as an aid in determining the scope of the claimed subject matter.

[0007] In one embodiment, a PIN diode frequency divider is provided. The PIN diode frequency divider includes an input matching network configured to receive an input signal at a first frequency. The PIN diode frequency divider includes a PIN diode coupled to the input matching network, the PIN diode including a p-type region, an intrinsic region, and an n-type region, wherein the PIN diode is configured to store carriers in the intrinsic region during forward conduction and deplete the stored carriers over multiple cycles of the input signal to achieve frequency division. The PIN diode frequency divider includes an inductor electrically connected to the PIN diode and configured to control carrier storage and depletion timing in the PIN diode. The PIN diode frequency divider includes a DC bias voltage source connected to the inductor and configured to establish an operating point for carrier storage in the PIN diode. The PIN diode frequency divider includes an output matching network coupled to the PIN diode and configured to output a frequency-divided signal at a second frequency that is lower than the first frequency.

[0008] In another embodiment, the input matching network may include a plurality of transmission lines configured to provide impedance matching at the first frequency.

[0009] In a further embodiment, the input matching network may further include a resistor having an impedance of approximately 50 ohms.

[0010] In yet another embodiment, the PIN diode frequency divider may further include a capacitor electrically connected between the input matching network and the PIN diode, wherein the capacitor is configured to provide AC coupling while isolating DC bias conditions.

[0011] In an additional embodiment, the PIN diode may exhibit reverse recovery characteristics during which stored carriers are depleted over multiple cycles of the input signal before the PIN diode transitions from a conducting state to a non-conducting state.

[0012] In a related embodiment, the PIN diode may operate in three distinct regions during frequency division operation: a first region where the PIN diode conducts and stores carriers in theintrinsic region; a second region where the PIN diode continues to conduct while stored carriers are depleted; and a third region where the PIN diode is non-conducting and generates a voltage pulse corresponding to the frequency-divided signal.

[0013] In another embodiment, the inductor may include a shunt transmission line configured to provide inductive characteristics for controlling carrier storage and depletion timing.

[0014] In a further embodiment, the DC bias voltage source may be configured to provide a bias voltage that is less than a turn-on voltage of the PIN diode.

[0015] In yet another embodiment, the output matching network may include a plurality of transmission lines configured to provide impedance matching at the second frequency.

[0016] In an additional embodiment, the output matching network may further include a resistor having an impedance of approximately 50 ohms.

[0017] In a related embodiment, the frequency divider may be configured to perform divide-by-2 operation such that the second frequency is approximately half of the first frequency.

[0018] In another embodiment, the first frequency may range from approximately 132 GHz to 204 GHz and the second frequency may range from approximately 66 GHz to 102 GHz.

[0019] In a further embodiment, the frequency divider may consume less than 50 micro-watts of DC power during operation.

[0020] In yet another embodiment, the PIN diode may be fabricated using a silicon semiconductor process and may include: a p-type region positioned at a top portion of the PIN diode; the intrinsic region positioned between the p-type region and the n-type region; and the n-type region positioned at a bottom portion of the PIN diode.

[0021] In an additional embodiment, the PIN diode may further include deep trench isolation regions extending vertically through semiconductor layers on both sides of the PIN diode structure to provide electrical isolation.

[0022] In a related embodiment, a cascading frequency divider system is provided. The cascading frequency divider system includes a plurality of PIN diode frequency divider stages connected in series, each stage including: an input matching network configured to receive a signal; a PIN diode including a p-type region, an intrinsic region, and an n-type region, whereinthe PIN diode is configured to store carriers in the intrinsic region during forward conduction and deplete the stored carriers over multiple cycles of an input signal to achieve frequency division; an inductor electrically connected to the PIN diode and configured to control carrier storage and depletion timing; a DC bias voltage source connected to the inductor; and an output matching network configured to output a frequency-divided signal; wherein an output of a first stage serves as an input to a second stage to achieve sequential frequency division operations.

[0023] In another embodiment, the inductor in at least one stage may include a shunt transmission line configured to provide inductive characteristics for controlling carrier storage and depletion timing.

[0024] In a further embodiment, each stage may be configured to perform divide-by-2 operation such that an overall division ratio of the cascading system is 2N, where N is a number of stages in the plurality of PIN diode frequency divider stages.

[0025] In yet another embodiment, the cascading frequency divider system may further include amplification elements positioned between at least two stages of the plurality of PIN diode frequency divider stages, wherein the amplification elements are configured to maintain adequate signal levels throughout the frequency division chain.

[0026] In an additional embodiment, the amplification elements may include RF amplifiers configured to compensate for signal attenuation that occurs during frequency division processes and ensure that each subsequent stage receives sufficient input power for proper carrier storage and frequency division operation.

[0027] The foregoing general description of the illustrative embodiments and the following detailed description thereof are merely exemplary aspects of the teachings of this disclosure and are not restrictive.BRIEF DESCRIPTION OF FIGURES

[0028] Non-limiting and non-exhaustive examples are described with reference to the following figures.

[0029] Fig. 1 illustrates a cross-section of a PIN diode structure in accordance with an embodiment of the invention.

[0030] Fig. 2 illustrates current waveform characteristics of a PIN diode in accordance with an embodiment of the invention.

[0031] Fig. 3 illustrates equivalent circuits of a PIN diode frequency divider in accordance with an embodiment of the invention.

[0032] Fig. 4 illustrates waveform diagrams of a PIN diode frequency divider in accordance with an embodiment of the invention.

[0033] Fig. 5 illustrates a schematic of a PIN diode frequency divider circuit in accordance with an embodiment of the invention.

[0034] Figs. 6A-6B illustrate simulated voltage and current waveforms of a PIN diode frequency divider in accordance with an embodiment of the invention.

[0035] Fig. 7 illustrates a micrograph of a PIN diode frequency divider implementation in accordance with an embodiment of the invention.

[0036] Figs. 8A-8B illustrate frequency sensitivity and phase noise measurements of a PIN diode frequency divider in accordance with an embodiment of the invention.

[0037] Figs. 9A-9B illustrate output power versus input power characteristics of a PIN diode frequency divider in accordance with an embodiment of the invention.

[0038] Fig. 10 illustrates a schematic of cascaded frequency dividers in accordance with an embodiment of the invention.DETAILED DESCRIPTION

[0039] The following description sets forth exemplary aspects of the present disclosure. It should be recognized, however, that such description is not intended as a limitation on the scope of the present disclosure. Rather, the description also encompasses combinations and modifications to those exemplary aspects described herein.

[0040] Systems and methods in accordance with various embodiments of the invention provide a new approach to frequency division using the carrier storage property in silicon PIN diodes that can achieve terahertz (THz) operation. PIN diode frequency dividers in accordance with several embodiments of the invention represent a departure from conventional frequencydivider topologies such as injection-locked frequency dividers (ILFDs) and Miller dividers, which suffer from narrow tuning ranges and high power consumption. In many embodiments of the invention, PIN diode frequency dividers utilize the reverse recovery characteristics of PIN diodes to perform frequency division through controlled carrier storage and depletion mechanisms.

[0041] The technical mechanism underlying PIN diode frequency dividers in accordance with various embodiments of the invention involves controlling the number of carriers stored during forward conduction in PIN diodes. In several embodiments of the invention, PIN diode frequency dividers achieve frequency division by storing carriers in the intrinsic region of the PIN diode during forward conduction and subsequently depleting these carriers over multiple cycles of the input RF signal. When carriers are stored in sufficient quantities to require N cycles of the RF signal for complete depletion, PIN diode frequency dividers may perform divide-by-N operation.

[0042] PIN diode frequency dividers in accordance with many embodiments of the invention address the simultaneous requirements of ultra-low power consumption, broadband operation, and THz frequency capability. Conventional frequency divider architectures typically cannot operate above 100 GHz and consume substantial DC power. In contrast, PIN diode frequency dividers in accordance with various embodiments of the invention may operate in the terahertz frequency range from 132 GHz to 204 GHz while consuming ultra-low DC power of approximately 42 micro Watts during operation.

[0043] PIN diode frequency dividers in accordance with several embodiments of the invention provide multiple technical advantages over existing frequency divider topologies. In many embodiments of the invention, PIN diode frequency dividers achieve a division range of 42.8% centered at 168 GHz, which substantially exceeds the narrow tuning ranges of conventional ILFDs. PIN diode frequency dividers in accordance with various embodiments of the invention may exhibit minimal phase noise degradation during frequency division operation due to the absence of active elements in the division process. In several embodiments of the invention, PIN diode frequency dividers may generate quadrature outputs by driving two PIN diode dividers differentially, providing additional functionality for applications requiring phase-shifted signals.

[0044] Turning now to the drawings, systems and methods for implementing frequency dividers utilizing the carrier storage property in silicon PIN diodes configured in accordance with various embodiments of the invention are illustrated. Such frequency dividers may enhance theperformance of terahertz frequency synthesis systems through ultra-low power consumption and broadband operation. Relevant systems may involve, but are not limited to PIN diode structures, carrier storage mechanisms, reverse recovery characteristics, impedance matching networks, and semiconductor fabrication processes.

[0045] A cross-section of a PIN diode in accordance with an embodiment of the invention is illustrated in FIG. 1. PIN diodes in accordance with many embodiments of the invention include a layered semiconductor structure that enables controlled carrier storage and depletion for frequency division applications. The semiconductor structure includes a P+ region positioned at the top portion of the device, providing a heavily doped p-type semiconductor region that facilitates hole injection during forward bias operation. An intrinsic region is positioned between the P+ region and an N+ region, forming the undoped semiconductor layer where carrier storage occurs during frequency division operation. Intrinsic regions in accordance with several embodiments of the invention provide the physical space for excess carriers to accumulate during forward conduction and subsequently be depleted over multiple cycles of the input RF signal. An N+ region is positioned at the bottom portion of the device, providing a heavily doped n-type semiconductor region that facilitates electron injection during forward bias operation.

[0046] Deep trench isolation regions extend vertically through the semiconductor layers on both sides of the PIN diode structure, providing electrical isolation between adjacent devices and preventing interference during frequency division operation. In many embodiments of the invention, deep trench isolation regions extend from the surface of the device down through multiple semiconductor layers to ensure complete electrical separation. An N+ buried layer is positioned beneath the PIN diode structure, providing additional isolation and structural support for the device. Shallow trench isolation regions are positioned between the deep trench isolation regions at the surface level of the device, providing localized isolation for surface contacts and connections.

[0047] Contact points are positioned at specific locations along the top surface of the device to enable electrical connections to the PIN diode structure. In several embodiments of the invention, contact points may include cathode contacts, anode contacts, and substrate contacts that facilitate the application of bias voltages and the extraction of divided frequency signals. PIN diodes in accordance with various embodiments of the invention may be fabricated usingGlobalFoundries 90 nm SiGe BiCMOS process technology, which provides the semiconductor processing capabilities for creating the layered structure with appropriate doping profiles and isolation regions.

[0048] The carrier storage mechanism in PIN diodes utilizes physical properties of the intrinsic region to store excess carriers during forward conduction. When a forward voltage is applied across PIN diodes, carriers are injected into the intrinsic region and accumulate as stored charge. In several embodiments of the invention, PIN diode frequency dividers control the quantity of stored carriers through the bias voltage and circuit parameters to achieve specific division ratios. During reverse bias operation, PIN diodes in accordance with various embodiments of the invention continue to conduct while the stored carriers are gradually depleted, creating the reverse recovery characteristic that enables frequency division operation.

[0049] While specific PIN diode structures and fabrication processes have been described above, any of a variety of PIN diode implementations can be utilized in accordance with various embodiments of the invention as appropriate to the requirements of specific applications. In numerous embodiments of the invention, alternative semiconductor processes, doping profiles, and isolation techniques may be employed to create PIN diode structures suitable for frequency division applications across different frequency ranges and power requirements.

[0050] A current waveform characteristic of a PIN diode when driven by an RF voltage source in accordance with an embodiment of the invention is illustrated in FIG. 2. The current waveform demonstrates the temporal behavior of PIN diodes during RF excitation, showing distinct operational regions that enable frequency division through controlled carrier storage and depletion mechanisms. PIN diodes in accordance with several embodiments of the invention exhibit characteristic current patterns that differ substantially from conventional diodes due to the presence of the intrinsic region and associated carrier storage effects.

[0051] The forward conduction region represents the initial phase of PIN diode operation when a forward voltage is applied across the device. During forward conduction, PIN diodes in accordance with various embodiments of the invention conduct current while simultaneously storing excess carriers in the intrinsic region. The forward conduction region is characterized by positive current flow through the PIN diode as carriers are injected into the intrinsic region and accumulate as stored charge. The reverse conduction region follows the forward conduction phaseand represents the period when a reverse voltage is applied across the PIN diode. PIN diodes in accordance with several embodiments of the invention continue to conduct current during the reverse conduction region while the stored carriers from the previous forward conduction phase are gradually depleted. The reverse conduction region is characterized by negative current flow as the PIN diode maintains conductivity through the depletion of previously stored carriers. In various embodiments of the invention, the duration of the reverse conduction region depends on the quantity of carriers stored during the preceding forward conduction phase and the rate at which these carriers are depleted.

[0052] The reverse recovery region represents the transition period during which stored carriers are completely depleted and the PIN diode transitions from a conducting to a nonconducting state. PIN diodes in accordance with many embodiments of the invention exhibit extended reverse recovery periods compared to conventional diodes due to the carrier storage capacity of the intrinsic region. During the reverse recovery region, PIN diodes may continue to conduct current until all stored carriers are depleted, at which point the diode abruptly turns off. In several embodiments of the invention, the reverse recovery characteristics enable frequency division by controlling the number of RF cycles required to deplete the stored carriers.

[0053] PIN diodes in accordance with various embodiments of the invention exhibit operational distinctions from conventional diodes that enable frequency division applications. Conventional diodes typically have short reverse recovery times and are depleted almost instantly when reverse voltage is applied, preventing frequency division operation. In contrast, PIN diodes in accordance with several embodiments of the invention demonstrate superior reverse recovery characteristics due to the presence of the intrinsic region, which provides substantial carrier storage capacity. The extended reverse recovery period in PIN diodes allows for controlled depletion of stored carriers over multiple cycles of the input RF signal, enabling divide-by-N frequency division operation.

[0054] The carrier storage and depletion mechanism in PIN diodes creates the foundation for frequency division by establishing a relationship between the quantity of stored carriers and the number of RF cycles required for complete depletion. In many embodiments of the invention, PIN diodes may be configured to store sufficient carriers during forward conduction such that multiple cycles of the input RF signal are required to deplete all stored carriers. The abrupt transition fromconducting to non-conducting state at the end of the reverse recovery period creates the switching behavior that enables frequency division output signals.

[0055] PIN diode frequency dividers in accordance with various embodiments of the invention provide a frequency division approach that utilizes carrier storage mechanisms in silicon semiconductor devices to achieve terahertz operation with ultra-low power consumption. PIN diode frequency dividers may be implemented in frequency synthesizer systems for applications including imaging, radar, and wireless communication systems operating in the terahertz frequency range. PIN diode frequency dividers in accordance with several embodiments of the invention may address limitations of conventional frequency divider topologies by providing broadband operation, minimal phase noise degradation, and the capability to generate quadrature outputs for phase-shifted signal applications.

[0056] Equivalent circuits of a PIN diode frequency divider in accordance with an embodiment of the invention are illustrated in FIG. 3. The equivalent circuits demonstrate the operational states of PIN diode frequency dividers during different phases of the frequency division process, showing how circuit components interact to achieve controlled carrier storage and depletion. PIN diode frequency dividers in accordance with various embodiments of the invention may operate through distinct circuit configurations that correspond to the conducting and non-conducting states of the PIN diode during frequency division operation.

[0057] An RF source 310 provides the input signal for frequency division operation in PIN diode frequency dividers. RF source 310 generates sinusoidal signals at terahertz frequencies that serve as the input to be divided by the frequency divider circuit. In several embodiments of the invention, RF source 310 may operate at frequencies ranging from 132 GHz to 204 GHz, providing the high-frequency input signals that undergo frequency division through the carrier storage mechanism. A capacitor 320 is connected to RF source 310 and provides AC coupling for the input signal while blocking DC components from affecting the frequency division operation. Capacitor 320 isolates the bias voltage from the RF source while allowing the AC signal to pass through to the frequency division circuit. In many embodiments of the invention, capacitors facilitate the isolation of bias conditions such that when the PIN diode discharges, the circuit behaves similar to a damped LC tank configuration.

[0058] An inductor 330 is connected in the frequency divider circuit and influences the carrier storage characteristics during frequency division operation. Inductors in accordance with certain embodiments control the amount of current that flows through the circuit and affects the quantity of carriers stored in the PIN diode during forward conduction phases. The inductance value of inductor may be selected to achieve specific division ratios by controlling the rate at which stored carriers are depleted during reverse recovery operation.

[0059] A DC bias voltage 340 is applied to the frequency divider circuit to establish the operating point for carrier storage and depletion mechanisms. DC bias voltage can be configured to store sufficient charge in the PIN diode for achieving selected division ratios, where higher bias voltages may store more charge and enable higher division ratios. In various embodiments of the invention, DC bias voltages are chosen to be less than the diode turn-on voltage to ensure proper operation of the frequency division mechanism. The magnitude of DC bias voltage may be coordinated with the inductance value to establish the desired division ratio for the frequency divider circuit.

[0060] A PIN diode 350 serves as the active element that performs frequency division through controlled carrier storage and depletion mechanisms. PIN diodes in accordance with numerous embodiments store excess carriers in the intrinsic region during forward conduction and subsequently deplete these carriers over multiple cycles of the input RF signal to achieve frequency division. In several embodiments of the invention, PIN diodes exhibit extended reverse recovery characteristics that enable the controlled depletion of stored carriers over N cycles of the input signal, resulting in divide-by-N operation. PIN diodes may transition between conducting and nonconducting states based on the quantity of stored carriers and the applied RF signal characteristics.

[0061] Fig. 3 demonstrates two distinct operational states of PIN diode frequency dividers during frequency division operation. During the ON state, PIN diode 350 behaves as a diode turnon voltage 360 that clamps the voltage across the diode. Diode turn-on voltage 360 represents the forward voltage drop across the PIN diode when the device is conducting and storing carriers in the intrinsic region. In many embodiments of the invention, diode turn-on voltage establishes a reference voltage level that influences the current flow through inductor and the rate of carrier storage during forward conduction phases.

[0062] During the OFF state, PIN diode 350 behaves as a depletion capacitance 370 that represents the capacitive characteristics of the non-conducting diode. Depletion capacitance 370 may form an LC circuit configuration with inductor 330, creating a second-order response that influences the output waveform during the non-conducting phase. In several embodiments of the invention, depletion capacitance interacts with inductor to generate the pulse waveforms that occur at the divided frequency output. The transition between diode turn-on voltage 360 and depletion capacitance 370 creates the switching behavior that enables frequency division through the controlled timing of carrier depletion.

[0063] The combination of inductor and DC bias voltage establishes the division ratio for PIN diode frequency dividers in accordance with various embodiments of the invention. The inductance value affects the current flow characteristics and the rate at which carriers are stored and depleted during frequency division operation. In many embodiments of the invention, the bias voltage magnitude influences the quantity of carriers stored in the intrinsic region of PIN diode, with higher bias voltages enabling the storage of more carriers that require additional RF cycles for complete depletion. PIN diode frequency dividers may achieve divide-by-N operation, with enhanced efficiency at divide-by-2 operation. In several embodiments of the invention, the coordination of inductor and DC bias voltage parameters enables the selection of specific division ratios by controlling the relationship between carrier storage quantity and depletion timing.

[0064] While specific equivalent circuit configurations and component arrangements have been described above, any of a variety of circuit topologies and component implementations can be utilized in accordance with various embodiments of the invention as appropriate to the requirements of specific applications. In numerous embodiments of the invention, alternative inductor implementations, bias voltage configurations, and coupling arrangements may be employed to create PIN diode frequency dividers suitable for different frequency ranges, division ratios, and power consumption requirements.

[0065] Waveform diagrams illustrating the operation of a PIN diode frequency divider in accordance with an embodiment of the invention are shown in FIG. 4. PIN diode frequency dividers in accordance with various embodiments of the invention operate through coordinated interactions between these electrical parameters to achieve controlled carrier storage and depletion that results in frequency division output signals.

[0066] The input signal waveform represents the RF signal at frequency fo that serves as the source for frequency division operation. The input signal maintains a sinusoidal characteristic at the fundamental frequency and provides the driving force for the carrier storage and depletion mechanisms within the PIN diode frequency divider. In several embodiments of the invention, input signals operate at terahertz frequencies ranging from 132 GHz to 204 GHz, establishing the high-frequency reference from which divided frequency outputs are generated.

[0067] The voltage across the diode exhibits pulse characteristics that occur at frequency fo / 2, demonstrating the fundamental frequency division operation achieved by PIN diode frequency dividers. The diode voltage waveform shows periodic pulses that repeat at intervals corresponding to twice the period of the input signal, indicating that frequency division has been accomplished through the carrier storage mechanism. In many embodiments of the invention, the diode voltage pulses result from the abrupt transition between conducting and non-conducting states as stored carriers are completely depleted during reverse recovery operation.

[0068] The inductor current waveform demonstrates the current flow through the inductive element during frequency division operation. Inductor current exhibits a ramping characteristic that reflects the voltage differential applied across the inductive element during different phases of PIN diode operation. In several embodiments of the invention, inductor current follows a linear increase and decrease pattern that corresponds to the charging and discharging of the inductive element as the PIN diode transitions between conducting and non-conducting states.

[0069] The diode current waveform illustrates the current flow through the PIN diode during frequency division operation, with distinct regions labeled Rl, R2, and R3 that correspond to different operational phases. The diode current exhibits both positive and negative excursions that reflect the carrier injection and depletion processes occurring within the intrinsic region of the PIN diode. In various embodiments of the invention, the diode current waveform demonstrates the temporal coordination between carrier storage during forward conduction and carrier depletion during reverse recovery that enables frequency division operation.

[0070] PIN diode frequency dividers in accordance with several embodiments of the invention operate through three distinct regions during each frequency division cycle. Region Rl represents the initial phase of operation when the PIN diode is conducting and voltage across the diode isclamped to the diode turn-on voltage. During region Rl, the inductor experiences a DC potential difference that causes inductor current to follow a ramping profile with a negative slope. The diode current during region Rl includes contributions from both the inductor current and the sinusoidal current from the RF source, resulting in net positive current flow into the PIN diode. The positive current flow during region Rl causes excess carriers to be injected and stored in the intrinsic region of the PIN diode, establishing the carrier storage that enables subsequent frequency division operation.

[0071] Region R2 continues the conducting phase of PIN diode operation, with the diode voltage remaining clamped at the turn-on voltage level. During region R2, the inductor current becomes negative and flows out of the PIN diode, contributing to the depletion of carriers that were stored during region Rl. The diode current during region R2 includes the negative inductor current combined with the sinusoidal current from the RF source, resulting in a net current that depletes the stored carriers in the intrinsic region. In many embodiments of the invention, the carrier depletion process during region R2 continues until all stored carriers are removed from the intrinsic region, at which point the PIN diode transitions from conducting to non-conducting state.

[0072] Region R3 represents the non-conducting phase of PIN diode operation when all stored carriers have been depleted and the diode stops conducting. During region R3, the inductor current cannot change instantaneously due to the inductive characteristics of the circuit element, creating a voltage pulse across the diode as the circuit transitions to an LC configuration. The voltage pulse during region R3 corresponds to the divided frequency output signal and occurs once every two cycles of the input RF signal, demonstrating the divide-by-2 operation achieved through controlled carrier storage and depletion. In several embodiments of the invention, the duration and amplitude of the voltage pulse during region R3 depend on the inductance value and the quantity of carriers that were stored and depleted during the preceding regions.

[0073] The divide-by-2 mechanism in PIN diode frequency dividers results from the controlled timing of carrier storage and depletion processes across the three operational regions. Carriers are stored during region Rl when positive current flows into the PIN diode, maintained and partially depleted during region R2 as negative inductor current contributes to carrier removal, and completely depleted at the transition to region R3 when the diode stops conducting. In various embodiments of the invention, the complete cycle of carrier storage and depletion requires twocycles of the input RF signal, resulting in one output pulse for every two input cycles and achieving divide-by-2 frequency division operation.

[0074] The carrier storage and depletion process during each region creates the temporal relationship that enables frequency division through controlled reverse recovery characteristics. During regions R1 and R2, the PIN diode maintains conductivity through the presence of stored carriers in the intrinsic region, even when reverse voltage is applied during region R2. The extended reverse recovery period allows the PIN diode to continue conducting while stored carriers are gradually depleted over multiple cycles of the input signal. In many embodiments of the invention, the abrupt termination of conductivity when all carriers are depleted creates the switching behavior that generates the divided frequency output pulses during region R3.

[0075] PIN diode frequency dividers in accordance with various embodiments of the invention provide frequency division capabilities for terahertz applications through controlled carrier storage mechanisms in silicon semiconductor devices. PIN diode frequency dividers may be implemented in frequency synthesizer systems for wireless communication, radar, and imaging applications that require precise frequency control and ultra-low power consumption. PIN diode frequency dividers in accordance with several embodiments of the invention may address the limitations of conventional frequency divider topologies by providing broadband operation, minimal phase noise degradation, and the capability for cascaded frequency division stages.

[0076] A schematic of a PIN diode frequency divider circuit in accordance with an embodiment of the invention is illustrated in FIG. 5. The frequency divider circuit includes an RF source 510, a resistor 515, transmission lines 520, 525, and 530, a capacitor 540, a shunt transmission line 542, a DC bias voltage 544, a PIN diode 546, transmission lines 550, 560, 570, and 580, and a resistor 590. PIN diode frequency dividers in accordance with various embodiments of the invention may utilize impedance matching networks to optimize signal transfer at both the input frequency and the divided output frequency. The circuit configuration demonstrates how transmission line elements may be employed to create both inductive characteristics and impedance matching functions within PIN diode frequency dividers.

[0077] RF source 510 generates the input signal for frequency division operation and may operate at terahertz frequencies ranging from 132 GHz to 204 GHz. In several embodiments of the invention, RF sources provide sinusoidal signals that serve as the fundamental frequency input tobe divided through the carrier storage mechanism of PIN diode frequency dividers. Resistor 515 is connected to RF source 510 and provides impedance matching characteristics as part of the input matching network. In many embodiments of the invention, resistors may be configured with 50 ohm impedance values to match standard RF system impedances and ensure efficient power transfer from the signal source to the frequency divider circuit.

[0078] Transmission lines 520, 525 and 530 form part of the input matching network that provides impedance transformation at the input frequency. In several embodiments of the invention, transmission lines may be configured with specific lengths and characteristic impedances to achieve the desired impedance transformation for optimal signal coupling. Transmission line 530 provides the interface between the impedance matching elements and the frequency division circuit.

[0079] Capacitor 540 provides AC coupling for the input signal while isolating DC bias conditions from the input matching network. In many embodiments of the invention, capacitors facilitate the separation of AC signal paths from DC bias voltages, enabling proper operation of the carrier storage mechanism while maintaining impedance matching characteristics. Shunt transmission line 542 is connected between capacitor 540 and DC bias voltage 544, serving as the inductive element in the frequency division circuit. PIN diode frequency dividers in accordance with various embodiments of the invention may utilize shunt transmission lines as inductors instead of traditional lumped inductor components, providing the inductive characteristics necessary for controlling carrier storage and depletion timing.

[0080] DC bias voltage 544 is applied through shunt transmission line 542 to establish the operating point for carrier storage in PIN diode 546. In several embodiments of the invention, DC bias voltages may be configured to store sufficient charge in PIN diodes for achieving selected division ratios, with the bias voltage magnitude coordinated with the inductive characteristics of the shunt transmission line to establish the desired frequency division operation. PIN diode 546 serves as the active element that performs frequency division through controlled carrier storage and depletion mechanisms. PIN diodes in accordance with various embodiments of the invention may store excess carriers in the intrinsic region during forward conduction and subsequently deplete these carriers over multiple cycles of the input RF signal to achieve divide-by-N operation.

[0081] Transmission lines 550, 560, 570, and 580 form an output matching network that extracts the divided frequency signal from the frequency division circuit. In various embodiments, output matching networks provide impedance transformation characteristics for the output matching network. In many embodiments of the invention, transmission lines in the output matching network may be configured to provide impedance matching at the divided frequency, which is typically half the input frequency for divide-by-2 operation. A resistor 590 provides the output load impedance for the frequency divider circuit. In several embodiments of the invention, output resistors may be configured with 50 ohm impedance values to match standard RF system impedances and ensure efficient extraction of the divided frequency signal.

[0082] In a number of embodiments, input matching networks in PIN diode frequency dividers provides 50 ohm impedance matching to optimize power transfer from the RF source to the frequency division circuit at the input frequency. In various embodiments of the invention, input matching networks are configured to transform the impedance characteristics of the frequency division circuit to match the source impedance. The impedance matching characteristics enable efficient coupling of the input signal power to the PIN diode, ensuring adequate signal levels for proper carrier storage and frequency division operation.

[0083] PIN diode frequency dividers in accordance with several embodiments of the invention may utilize output matching networks that include transmission lines 550, 560, 570, and 580 along with resistor 590 to achieve impedance transformation at the divided frequency. In many embodiments of the invention, output matching networks may be configured to extract power at frequency fo / 2 when the input frequency is fo, providing efficient coupling of the divided frequency signal to external circuits or subsequent frequency division stages.

[0084] While specific circuit configurations and component arrangements have been described above, any of a variety of impedance matching networks, transmission line implementations, and bias voltage configurations can be utilized in accordance with various embodiments of the invention as appropriate to the requirements of specific applications. In numerous embodiments of the invention, alternative matching network topologies, transmission line geometries, and bias voltage arrangements may be employed to create PIN diode frequency dividers suitable for different frequency ranges, division ratios, and impedance matching requirements.

[0085] Simulated voltage and current waveforms of a PIN diode frequency divider in accordance with an embodiment of the invention are illustrated in FIGs. 6A-6B. The simulated waveforms demonstrate the temporal behavior of PIN diode frequency dividers during frequency division operation, showing the coordinated interactions between input signals, bias conditions, and diode characteristics that enable controlled carrier storage and depletion mechanisms. PIN diode frequency dividers in accordance with various embodiments of the invention may exhibit characteristic voltage and current patterns that confirm the theoretical operation of carrier storage frequency division at terahertz frequencies.

[0086] Fig. 6A shows the input voltage and current through the bias voltage measured over approximately 35 picoseconds of operation. The input voltage waveform exhibits sinusoidal characteristics with voltage values ranging from approximately -0.4V to 0.4V, demonstrating the AC signal characteristics of the RF input at the fundamental frequency. In several embodiments of the invention, the input voltage waveform maintains consistent amplitude and frequency characteristics that provide the driving force for carrier injection and storage within the PIN diode structure. The current through the bias voltage exhibits periodic variations ranging from approximately -15mA to 10mA, with an average value approaching zero that confirms the ultralow DC power consumption characteristics of PIN diode frequency dividers. The near-zero average current through the bias voltage demonstrates that PIN diode frequency dividers in accordance with various embodiments of the invention achieve frequency division operation without substantial DC power consumption, as the current alternates between positive and negative values during the carrier storage and depletion cycles.

[0087] Fig. 6B shows the diode voltage and current measurements over the same time period, illustrating the voltage and current characteristics across the PIN diode during frequency division operation. The diode voltage exhibits values ranging from approximately 0.2V to 1.0V, with periodic pulse characteristics that occur at intervals corresponding to the divided frequency output. In many embodiments of the invention, the diode voltage pulses result from the abrupt transition between conducting and non-conducting states as stored carriers are completely depleted during reverse recovery operation. The diode current demonstrates periodic variations ranging from approximately -20mA to 20mA, with both positive and negative excursions that reflect the carrier injection and depletion processes occurring within the intrinsic region of the PIN diode. The diode current waveform shows the temporal coordination between forward conduction phases whencarriers are stored and reverse recovery phases when carriers are depleted over multiple cycles of the input signal.

[0088] The periodic behavior demonstrated in both graphs corresponds to a frequency of approximately 75 GHz, as indicated by the 13.33 picosecond period markers shown in the waveforms. This frequency relationship confirms divide-by-2 operation when the input frequency is 150 GHz, demonstrating that PIN diode frequency dividers in accordance with several embodiments of the invention successfully achieve frequency division through controlled carrier storage mechanisms. The 13.33 picosecond period corresponds to the time interval between successive output pulses, which occurs once every two cycles of the 150 GHz input signal. In various embodiments of the invention, the frequency division ratio is established by the relationship between the quantity of carriers stored during forward conduction and the number of input signal cycles required to deplete these carriers completely.

[0089] The simulated waveforms confirm the theoretical operation of PIN diode frequency dividers by demonstrating the coordinated timing relationships between input signals, bias conditions, and diode responses that enable frequency division. The input voltage maintains sinusoidal characteristics at the fundamental frequency while the diode voltage exhibits pulse characteristics at half the input frequency, confirming that frequency division has been achieved through the carrier storage mechanism. In many embodiments of the invention, the current waveforms through both the bias voltage and the diode demonstrate the alternating carrier storage and depletion processes that create the frequency division operation. The near-zero average current through the bias voltage confirms that PIN diode frequency dividers achieve frequency division with ultra-low DC power consumption, as the carrier storage and depletion processes occur through AC signal interactions rather than continuous DC current flow.

[0090] A micrograph of a PIN diode frequency divider implemented in a semiconductor process in accordance with an embodiment of the invention is illustrated in FIG. 7. The micrograph demonstrates the physical layout and implementation of PIN diode frequency dividers in silicon semiconductor technology, showing the spatial arrangement of circuit elements and the compact design characteristics that enable terahertz frequency operation. PIN diode frequency dividers in accordance with various embodiments of the invention may be fabricated using semiconductorprocessing techniques that create integrated circuit implementations with precise dimensional control and optimized layout configurations.

[0091] The micrograph shows distinct regions within the frequency divider layout that correspond to different functional blocks of the circuit. An input matching network is positioned on the left side of the circuit layout and provides impedance transformation characteristics for coupling the RF input signal to the frequency division circuit. In several embodiments of the invention, input matching networks may be implemented using transmission line structures and passive components that are fabricated using semiconductor processing techniques to achieve the desired impedance matching characteristics at terahertz frequencies. A divider core is located in the center portion of the circuit layout and contains the PIN diode and associated circuit elements that perform the carrier storage and frequency division operations. The divider core represents the active region where carrier storage and depletion mechanisms occur to achieve frequency division through controlled reverse recovery characteristics.

[0092] An output matching network is positioned on the right side of the circuit layout and provides impedance transformation for extracting the divided frequency signal from the frequency division circuit. In many embodiments of the invention, output matching networks may be implemented using transmission line structures that are configured to provide impedance matching at the divided frequency, enabling efficient coupling of the frequency division output to external circuits or subsequent processing stages. The spatial separation between input matching, divider core, and output matching regions provides isolation between different functional blocks and minimizes interference during frequency division operation.

[0093] The overall dimensions of the frequency divider circuit are indicated in the micrograph, with a total circuit area of 0.12 mm2. The compact dimensions demonstrate that PIN diode frequency dividers in accordance with several embodiments of the invention may be implemented in space-efficient configurations suitable for integration into larger semiconductor systems. The divider core occupies a compact area of 0.008 mm2within the total circuit area, representing the space-efficient implementation of the active frequency division elements. In various embodiments of the invention, the compact core area enables the integration of multiple frequency dividers or the incorporation of PIN diode frequency dividers into complex frequency synthesis systems without substantial area penalties.

[0094] The semiconductor implementation shown in the micrograph may be fabricated using GlobalFoundries 90 nm SiGe BiCMOS process technology, which provides the processing capabilities for creating PIN diode structures with appropriate doping profiles and isolation characteristics. In several embodiments of the invention, semiconductor fabrication processes enable the creation of transmission line structures, passive components, and PIN diode elements with precise dimensional control and electrical characteristics suitable for terahertz frequency operation. The integrated circuit implementation provides the mechanical stability and electrical performance characteristics necessary for reliable frequency division operation across the specified frequency range.

[0095] While specific layout configurations and dimensional characteristics have been described above, any of a variety of semiconductor implementations, layout arrangements, and fabrication processes can be utilized in accordance with various embodiments of the invention as appropriate to the requirements of specific applications. In numerous embodiments of the invention, alternative semiconductor processes, layout topologies, and dimensional scaling may be employed to create PIN diode frequency dividers suitable for different frequency ranges, power requirements, and integration constraints.

[0096] Frequency sensitivity and phase noise measurements of a PIN diode frequency divider in accordance with an embodiment of the invention are illustrated in FIGs. 8A-8B. The measurements demonstrate the broadband operational characteristics and phase noise performance of PIN diode frequency dividers during frequency division operation across the terahertz frequency range. PIN diode frequency dividers in accordance with various embodiments of the invention may exhibit frequency sensitivity characteristics that enable operation across wide frequency ranges while maintaining minimal phase noise degradation during frequency division processes.

[0097] FIG. 8A shows input power plotted against frequency over a range from approximately 120 GHz to 220 GHz, demonstrating the frequency sensitivity characteristics of PIN diode frequency dividers. The input power measurements range from approximately -15 dBm to 0 dBm across the frequency spectrum, illustrating the power levels required for frequency division operation at different input frequencies. In several embodiments of the invention, PIN diode frequency dividers may operate with input power levels less than -1 dBm for optimal performance, providing frequency division capabilities with minimal input power requirements. The frequencysensitivity measurements confirm that PIN diode frequency dividers achieve broadband operation spanning from 132 GHz to 204 GHz, representing a division range of 42.8% centered at 168 GHz. The broadband frequency response demonstrates that PIN diode frequency dividers in accordance with various embodiments of the invention may provide frequency division capabilities across substantial portions of the terahertz frequency spectrum without requiring frequency-specific tuning or adjustment.

[0098] FIG. 8B presents a comparison between input and output phase noise spectra measured in dBc / Hz plotted against offset frequency on a logarithmic scale. The offset frequency range extends from approximately 100 Hz to 100 MHz, covering the frequency offsets where phase noise characteristics are typically evaluated for frequency synthesis applications. The input phase noise spectrum is represented by a red curve while the output phase noise spectrum is shown as a blue curve, with both measurements demonstrating closely matched characteristics across the measured frequency range. In many embodiments of the invention, the phase noise spectra demonstrate values ranging between approximately -80 dBc / Hz and -140 dBc / Hz, with the input and output curves tracking each other closely throughout the measured offset frequency range.

[0099] The phase noise comparison demonstrates that PIN diode frequency dividers in accordance with several embodiments of the invention achieve frequency division with minimal phase noise degradation. The close correspondence between input and output phase noise spectra indicates that the carrier storage and depletion mechanisms in PIN diode frequency dividers do not introduce substantial phase noise during the frequency division process. In various embodiments of the invention, the minimal phase noise degradation results from the absence of active elements in the frequency division mechanism, as the carrier storage process relies on the physical properties of the PIN diode structure rather than active amplification or oscillation circuits that may contribute additional phase noise.

[0100] The frequency sensitivity measurements confirm that PIN diode frequency dividers may achieve consistent frequency division performance across the entire operational frequency range without requiring frequency-specific optimization or tuning adjustments. The broadband characteristics enable PIN diode frequency dividers to accommodate variations in input frequency that may result from temperature effects, process variations, or system-level frequency changes without degradation in frequency division performance. In several embodiments of the invention,the broadband operation characteristics provide advantages over conventional frequency divider topologies that typically require narrow-band tuning and may exhibit limited frequency ranges.

[0101] The phase noise performance measurements demonstrate that PIN diode frequency dividers maintain signal quality during frequency division operation, preserving the spectral purity of the input signal in the divided frequency output. The minimal phase noise degradation enables PIN diode frequency dividers to be utilized in frequency synthesis applications where signal quality and spectral purity are important performance parameters. In many embodiments of the invention, the phase noise characteristics enable PIN diode frequency dividers to be cascaded in multiple stages without accumulating substantial phase noise degradation, providing the capability for higher-order frequency division ratios while maintaining signal quality.

[0102] Output power versus input power characteristics of a PIN diode frequency divider in accordance with an embodiment of the invention are illustrated in FIGs. 9A-9B. The power transfer characteristics demonstrate the relationship between input signal levels and divided frequency output power, showing the performance characteristics of PIN diode frequency dividers across the operational input power range. PIN diode frequency dividers in accordance with various embodiments of the invention may exhibit predictable power transfer relationships that enable system-level design optimization and performance prediction for frequency synthesis applications.

[0103] Fig. 9A illustrates a measured down-converted divided tone at -25.09 dBm output power at 1.5 GHz, demonstrating the frequency division performance at a particular measurement condition. This measurement point confirms that PIN diode frequency dividers achieve frequency division operation with measurable output power levels that can be utilized for subsequent signal processing or frequency synthesis stages. In several embodiments of the invention, the output power levels may be sufficient for driving additional frequency division stages or for coupling to external circuits without requiring intermediate amplification.

[0104] Fig. 9B shows output power plotted against input power, both measured in dBm, demonstrating a linear relationship between input and output signal levels. The output power increases proportionally as input power increases, with the relationship extending from approximately -50 dBm output power at -5 dBm input power to approximately -25 dBm output power at around 3 dBm input power. In several embodiments of the invention, the linear power transfer characteristic indicates that PIN diode frequency dividers maintain consistent frequencydivision performance across the operational input power range without saturation or compression effects that may degrade performance at higher input levels.

[0105] The linear relationship between input and output power demonstrates the stable operation characteristics of PIN diode frequency dividers during frequency division processes. The consistent power transfer slope indicates that the carrier storage and depletion mechanisms maintain proportional response characteristics across varying input signal levels. In many embodiments of the invention, the linear power transfer enables predictable system design where output power levels can be determined based on input power specifications, facilitating the integration of PIN diode frequency dividers into larger frequency synthesis systems.

[0106] The power transfer characteristics confirm that PIN diode frequency dividers may operate effectively across a range of input power conditions while maintaining frequency division functionality. The absence of compression or saturation effects in the measured power range indicates that the carrier storage mechanism operates linearly with respect to input signal amplitude. In various embodiments of the invention, the linear power transfer characteristics enable PIN diode frequency dividers to accommodate variations in input signal levels that may occur due to system-level power variations or signal path losses without degradation in frequency division performance.

[0107] PIN diode frequency dividers in accordance with various embodiments of the invention may be configured in cascaded arrangements to achieve higher frequency division ratios through sequential frequency division operations. Cascaded frequency divider systems enable the achievement of division ratios that exceed the capabilities of individual frequency dividers by connecting multiple PIN diode frequency dividers in series configurations. In several embodiments of the invention, cascaded frequency divider systems may provide enhanced frequency division capabilities for applications requiring substantial frequency reduction from terahertz input frequencies to lower output frequencies suitable for subsequent signal processing or frequency synthesis operations. Cascaded frequency divider systems may incorporate amplification elements within or between frequency dividers to maintain adequate signal levels throughout the frequency division chain, ensuring proper operation of each successive frequency divider despite signal attenuation that may occur during frequency division processes.

[0108] A schematic of a cascaded frequency divider in accordance with an embodiment of the invention is illustrated in FIG. 10. The cascaded frequency divider includes an input 1010, a frequency divider 1 1020, a frequency divider 2 1030, a frequency divider N 1040, and an output 1050. Cascaded frequency dividers in accordance with various embodiments of the invention utilizes multiple PIN diode frequency dividers connected in series to achieve sequential frequency division operations that result in higher overall division ratios than can be achieved with individual frequency dividers. The cascaded configuration enables the output frequency from each stage to serve as the input frequency for the subsequent frequency divider, creating a frequency division chain that progressively reduces the signal frequency through multiple division operations.

[0109] An input 1010 provides the initial signal for frequency division operation and may receive terahertz frequency signals ranging from 132 GHz to 204 GHz that serve as the fundamental frequency reference for the cascaded frequency division system. In several embodiments of the invention, the input may be connected to RF sources, frequency synthesizers, or other signal generation systems that provide the high-frequency signals requiring frequency division for subsequent applications. A frequency divider 1 1020 receives the signal from the input and performs the first stage of frequency division operation through controlled carrier storage and depletion mechanisms in PIN diode structures. In numerous embodiments, frequency dividers include a divider circuit that includes a capacitor, an inductor, a DC bias voltage, and a PIN diode that operate together to achieve frequency division through the carrier storage mechanism described in previous embodiments. In many embodiments of the invention, frequency dividers can achieve divide-by-2 operation, reducing the input frequency by half and providing a divided frequency output for subsequent processing stages.

[0110] A frequency divider 2 1030 is connected to receive the output signal from the frequency divider 1 and performs a second stage of frequency division operation on the already-divided frequency signal. In several embodiments of the invention, subsequent frequency dividers may further reduce the frequency by an additional factor of two, resulting in a cumulative frequency division ratio of four when combined with the previous frequency dividers. The sequential operation of multiple frequency dividers enables the achievement of higher division ratios through the multiplication of individual stage division factors.

[0111] A frequency divider N 1040 represents additional frequency dividers that may be included in cascaded frequency divider systems to achieve even higher division ratios through continued sequential frequency division operations. In various embodiments of the invention, the number of cascaded frequency dividers may be selected based on the desired overall division ratio, with each additional frequency divider contributing to the cumulative frequency reduction achieved by the cascaded system. The frequency divider N demonstrates that cascaded frequency divider systems may include any number of frequency dividers appropriate to the requirements of specific applications. An output 1050 provides the final divided frequency signal from the cascaded frequency divider system after sequential processing through all frequency dividers. In many embodiments of the invention, outputs deliver a frequency signal that has been reduced by the cumulative division ratio of all cascaded frequency dividers, enabling the conversion of terahertz input frequencies to substantially lower output frequencies suitable for subsequent signal processing applications. Outputs may be connected to additional frequency synthesis circuits, signal processing systems, or other applications that require precisely controlled frequency signals derived from high-frequency references.

[0112] The signal path through cascaded frequency divider systems progresses sequentially from the input through each frequency divider to the output, with each frequency divider performing frequency division on the signal received from the previous frequency divider. Leading from the input of each previous frequency divider into each divider circuit is an input matching circuit configured to provide impedance matching at the frequency of the input signal for that particular frequency divider. In several embodiments of the invention, input matching circuits may be configured with different impedance transformation characteristics for each frequency divider to accommodate the different frequencies present at each frequency divider of the cascaded system. At the output of each frequency divider leading to the next frequency divider is an output matching circuit configured to provide impedance matching at the frequency of the output signal from that frequency divider. Output matching circuits may be designed to optimize signal transfer between cascaded frequency dividers while maintaining proper impedance relationships throughout the frequency division chain.

[0113] Cascaded frequency divider systems in accordance with various embodiments of the invention may achieve higher division ratios through the multiplication of individual frequency divider division factors, enabling substantial frequency reduction from terahertz input frequencies.When each frequency divider provides divide-by-2 operation, a two-stage cascaded system achieves divide-by-4 operation, a three-stage system achieves divide-by-8 operation, and an N-stage system achieves divide-by-2AN operation. In many embodiments of the invention, the cumulative division ratio enables the conversion of terahertz frequencies to frequencies suitable for conventional electronic processing systems that may not be capable of direct operation at terahertz frequencies.

[0114] Cascaded frequency divider systems may incorporate amplification elements within or between frequency dividers to maintain adequate signal levels throughout the frequency division chain. In several embodiments of the invention, amplification may be provided between cascaded frequency dividers to compensate for signal attenuation that occurs during frequency division processes, ensuring that each subsequent frequency divider receives sufficient input power for proper carrier storage and frequency division operation. Amplification elements may include RF amplifiers, buffer stages, or other signal conditioning circuits configured to operate at the intermediate frequencies present between cascaded frequency dividers. In various embodiments of the invention, amplification within frequency dividers may be integrated into the frequency division circuits to provide signal gain during the frequency division process, maintaining signal levels while achieving frequency division through carrier storage mechanisms.

[0115] The impedance matching characteristics of cascaded frequency divider systems may be configured to optimize signal transfer between frequency dividers while accommodating the different frequencies present at each frequency divider interface. Input matching circuits may be designed to provide optimal impedance transformation at the input frequency for each frequency divider, while output matching circuits may be configured to provide efficient signal coupling at the divided frequency output from each frequency divider. In many embodiments of the invention, impedance matching networks may be implemented using transmission line structures, passive components, or other impedance transformation elements appropriate to the frequency ranges and division ratios of the cascaded system.

[0116] While specific cascaded configurations have been described above, any of a variety of cascaded frequency divider implementations, stage numbers, and amplification arrangements can be utilized in accordance with various embodiments of the invention as appropriate to the requirements of specific applications. In numerous embodiments of the invention, alternativecascaded topologies, division ratio combinations, and signal conditioning approaches may be employed to create cascaded frequency divider systems suitable for different frequency ranges, division requirements, and system integration constraints.

[0117] A number of implementations have been described. Nevertheless, it will be understood that various modifications may be made without departing from the spirit and scope of the disclosure. Accordingly, other implementations are within the scope of the following claims.

Claims

CLAIMS1. A PIN diode frequency divider comprising:an input matching network configured to receive an input signal at a first frequency; a PIN diode coupled to the input matching network, wherein the PIN diode is configured to store carriers in an intrinsic region during forward conduction and deplete the stored carriers over multiple cycles of the input signal to achieve frequency division;an inductor electrically connected to the PIN diode and configured to control carrier storage and depletion timing in the PIN diode;a DC bias voltage source connected to the inductor and configured to establish an operating point for carrier storage in the PIN diode; andan output matching network coupled to the PIN diode and configured to output a frequency-divided signal at a second frequency that is lower than the first frequency.

2. The PIN diode frequency divider of any of the above claims, wherein the input matching network comprises a plurality of transmission lines configured to provide impedance matching at the first frequency.

3. The PIN diode frequency divider of any of the above claims, wherein the input matching network further comprises a resistor having an impedance of approximately 50 ohms.

4. The PIN diode frequency divider of any of the above claims, further comprising a capacitor electrically connected between the input matching network and the PIN diode, wherein the capacitor is configured to provide AC coupling while isolating DC bias conditions.

5. The PIN diode frequency divider of any of the above claims, wherein the PIN diode exhibits reverse recovery characteristics during which stored carriers are depleted over multiple cycles of the input signal before the PIN diode transitions from a conducting state to a nonconducting state.

6. The PIN diode frequency divider of any of the above claims, wherein the PIN diode operates in three distinct regions during frequency division operation:a first region where the PIN diode conducts and stores carriers in the intrinsic region;a second region where the PIN diode continues to conduct while stored carriers are depleted; anda third region where the PIN diode is non-conducting and generates a voltage pulse corresponding to the frequency-divided signal.

7. The PIN diode frequency divider of any of the above claims, wherein the inductor comprises a shunt transmission line configured to provide inductive characteristics for controlling carrier storage and depletion timing.

8. The PIN diode frequency divider of any of the above claims, wherein the DC bias voltage source is configured to provide a bias voltage that is less than a turn-on voltage of the PIN diode.

9. The PIN diode frequency divider of any of the above claims, wherein the output matching network comprises a plurality of transmission lines configured to provide impedance matching at the second frequency.

10. The PIN diode frequency divider of any of the above claims, wherein the output matching network further comprises a resistor having an impedance of approximately 50 ohms.

11. The PIN diode frequency divider of any of the above claims, wherein the frequency divider is configured to perform divide-by-2 operation such that the second frequency is approximately half of the first frequency.

12. The PIN diode frequency divider of any of the above claims, wherein the first frequency ranges from approximately 132 GHz to 204 GHz.

13. The PIN diode frequency divider of any of the above claims, wherein the frequency divider consumes less than 50 micro-watts of DC power during operation.

14. The PIN diode frequency divider of any of the above claims, wherein the PIN diode is fabricated using a silicon semiconductor process and comprises:a p-type region positioned at a top portion of the PIN diode;the intrinsic region positioned between the p-type region and an n-type region; and the n-type region positioned at a bottom portion of the PIN diode.

15. The PIN diode frequency divider of any of the above claims, wherein the PIN diode further comprises deep trench isolation regions extending vertically through semiconductor layers on both sides of the PIN diode structure to provide electrical isolation.

16. A cascading frequency divider system comprising:a plurality of PIN diode frequency dividers connected in series, each PIN diode frequency divider comprising:an input matching network configured to receive a signal;a PIN diode comprising a p-type region, an intrinsic region, and an n-type region, wherein the PIN diode is configured to store carriers in the intrinsic region during forward conduction and deplete the stored carriers over multiple cycles of an input signal to achieve frequency division;an inductor electrically connected to the PIN diode and configured to control carrier storage and depletion timing;a DC bias voltage source connected to the inductor; andan output matching network configured to output a frequency-divided signal; wherein an output of a first PIN diode frequency divider serves as an input to a second PIN diode frequency divider to achieve sequential frequency division operations.

17. The cascading frequency divider system of claim 16, wherein the inductor in at least one PIN diode frequency divider comprises a shunt transmission line configured to provide inductive characteristics for controlling carrier storage and depletion timing.

18. The cascading frequency divider system of claims 16 and 17, wherein each PIN diode frequency divider is configured to perform divide-by-2 operation such that an overall division ratio of the cascading system is 2AN, where N is a number of PIN diode frequency dividers in the plurality of PIN diode frequency dividers.

19. The cascading frequency divider system of claims 16 to 18, further comprising amplification elements positioned between at least two PIN diode frequency dividers of the plurality of PIN diode frequency dividers, wherein the amplification elements are configured to maintain adequate signal levels throughout the series of frequency division.

20. The cascading frequency divider system of claims 16 to 19, wherein the amplification elements comprise RF amplifiers configured to compensate for signal attenuation that occurs during frequency division processes and ensure that each subsequent PIN diode frequency divider receives sufficient input power for proper carrier storage and frequency division operation.

Images