UPS control circuit, control method and UPS device

By using a combined circuit of thyristor devices and relays in UPS, the power supply interruption problem when the UPS control power supply or control board is damaged is solved, and uninterrupted power supply in the event of a fault is achieved.

CN115642686BActive Publication Date: 2025-08-29NUOYI ELECTRIC CO LTD
View PDF 2 Cites 0 Cited by

Patent Information

Application Number
CN202211355484.2
Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Filing Date
2022-11-01
Publication Date
2025-08-29
Estimated Expiration
2042-11-01

AI Technical Summary

Technical Problem

When the control power supply in the existing UPS is damaged or the control board is damaged, the static switch cannot work, resulting in the problem of disconnection of the UPS output.

Method used

The combined circuit of the first thyristor device, the second thyristor device, the relay KV1, the relay KV2 and four diodes is adopted to ensure that when the UPS is severely faulty, the bypass power supply or the inverter power supply can automatically switch the power supply, ensuring that the UPS output is uninterrupted.

Benefits of technology

Even if the UPS control power supply or control board is damaged, the circuit can still power the load through a bypass power supply or inverter power supply, ensuring the uninterruptible UPS output.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN115642686B_ABST
    Figure CN115642686B_ABST
Patent Text Reader

Abstract

The present invention relates to the technical field of UPS uninterruptible power supplies, and more particularly to a UPS control circuit, control method, and UPS device. A first thyristor device, a second thyristor device, a relay KV1, a relay KV2, and four diodes cooperate with each other, so that during normal operation, an inverter power supply supplies power to the UPS output terminal (load) via the second thyristor device. When the UPS is severely damaged, the control circuit can obtain power from a bypass power supply to control the conduction of the second thyristor device, so that the bypass power supply supplies power to the UPS output terminal (load) via the second thyristor device. In the technical solution of the present invention, the power supply of the control circuit is obtained from the inverter power supply or the bypass power supply. Even if the UPS suffers a serious fault such as damage to the control power supply or damage to the control board, the bypass power supply does not affect the power supply to the UPS output terminal (load), thereby ensuring uninterrupted UPS output.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The present invention relates to the technical field of UPS uninterruptible power supply (UPS), and in particular to a UPS control circuit, a control method and a UPS device. Background Art

[0002] A UPS is a constant voltage and frequency uninterruptible power supply (UPS) that includes an energy storage device and consists primarily of an inverter and static switch. It is primarily used to provide uninterrupted power to computers, computer networks, or other power electronic equipment.

[0003] When the grid voltage is normal, the mains voltage is stabilized by the UPS and supplied to the load. When the grid voltage is undervoltage, overvoltage, power outage or interference occurs, the UPS inverter converts the battery's DC power into AC power to maintain power supply to the load. The UPS automatically switches between grid power supply and battery power supply to ensure uninterrupted power supply to the load.

[0004] In UPS, besides the inverter, the static transfer switch is the most important, responsible for quickly and reliably switching the inverter and bypass control circuit to control the power supply to the load. However, the current UPS must have a control auxiliary power supply, which requires a pulse generation control circuit, such as Figure 1 As shown, Figure 1 This is a static bypass control circuit diagram in the prior art. When a fault such as damage to the control power supply or damage to the control board occurs, the output static switching switch will not work, resulting in output disconnection. Summary of the Invention

[0005] In view of this, the object of the present invention is to provide a UPS control circuit, a control method and a UPS device to solve the problem in the prior art that when a fault such as damage to the UPS control power supply or damage to the control board occurs, the output static switching switch fails to work, resulting in disconnection of the UPS output.

[0006] According to a first aspect of an embodiment of the present invention, there is provided a UPS control circuit, comprising:

[0007] a first thyristor device, a second thyristor device, a first diode, a second diode, a third diode, and a fourth diode;

[0008] The cathode K2 of the negative thyristor of the first thyristor device is connected to the anode of the first diode, and the cathode of the first diode is connected to the control stage G1 of the positive thyristor of the first thyristor device through the normally closed contact of the relay KV1;

[0009] The cathode of the first diode is connected to the control stage G2 of the negative thyristor of the first thyristor device;

[0010] The anode of the second diode is connected to the cathode K1 of the forward thyristor of the first thyristor device, and the cathode is connected to the control stage G1 of the forward thyristor of the first thyristor device;

[0011] The cathode K1 of the negative thyristor of the second thyristor device is connected to the anode of the fourth diode, and the cathode of the fourth diode is connected to the control stage G2 of the positive thyristor of the second thyristor device through the normally open contact of the relay KV1;

[0012] The cathode of the fourth diode is connected to the control stage G1 of the negative thyristor of the second thyristor device;

[0013] The anode of the third diode is connected to the cathode K2 of the forward thyristor of the second thyristor device, and the cathode is connected to the control electrode G2 of the forward thyristor of the second thyristor device;

[0014] The first thyristor device is used to connect the bypass power supply and the UPS output end (load); the second thyristor device is used to connect the inverter power supply and the UPS output end (load).

[0015] Preferably, it further comprises: a normally closed contact of relay KV2 connected in series with the normally closed contact of relay KV1, for disconnecting the current in the first thyristor device when both the bypass power supply and the inverter power supply are not working.

[0016] Preferably, it also includes:

[0017] A first current-limiting resistor is further connected in series in the circuits of the normally closed contact of the relay KV1 and the normally closed contact of the relay KV2; and a second current-limiting resistor is connected in series in the normally open contact of the relay KV1.

[0018] Preferably, a first resistor is connected in parallel at both ends of the first diode, a second resistor is connected in parallel at both ends of the second diode, a third resistor is connected in parallel at both ends of the third diode, and a fourth resistor is connected in parallel at both ends of the fourth diode for protecting the diodes.

[0019] According to a second aspect of an embodiment of the present invention, a method for controlling a UPS control circuit is provided, comprising:

[0020] When it is detected that the UPS is working normally, relay KV1 is turned on and relay KV2 is turned off;

[0021] The normally open contact of relay KV1 in the control circuit is closed, the normally closed contact is opened, the first thyristor device is disconnected, and the second thyristor device is turned on, and power is supplied to the UPS output end (load) by the inverter power supply.

[0022] Preferably, when a UPS power failure signal is detected, both relay KV1 and relay KV2 are disconnected;

[0023] The normally closed contacts of relays KV1 and KV2 in the control circuit are closed, and the normally open contact of relay KV1 is disconnected, then the first thyristor device is turned on, and the second thyristor device is disconnected, and the bypass power supply supplies power to the UPS output end (load).

[0024] Preferably, if the bypass power supply and the inverter power supply are not working, the relay KV2 in the control circuit is closed, the relay KV1 is disconnected, the normally closed contact of the relay KV2 is disconnected, the first thyristor device and the second thyristor device are both disconnected, and the UPS output end (load) has no output, so that the UPS enters the protection mode.

[0025] Preferably, the inverter power supply to the UPS output terminal (load) is specifically:

[0026] In the positive half cycle of the AC power, the control current is input from the inverter power supply, passes through the cathode K1 of the negative thyristor of the second thyristor device, the fourth diode, the second current limiting resistor and the normally open contact of the relay KV1, and reaches the control electrode G2 of the positive thyristor in the second thyristor device, obtaining the control current of G2+ and K2-. The positive thyristor of the second thyristor device is turned on, and the inverter power supply supplies power to the UPS output end (load) in the positive direction;

[0027] In the negative half cycle of the AC power, the control current is input from the UPS output end (load), and passes through the control stage G2 of the positive thyristor of the second thyristor device, the third diode, the normally open contact of the relay KV1 and the second current limiting resistor to the control electrode G1 of the negative thyristor of the second thyristor device, obtaining the control current of G1+ and K1-. The negative thyristor of the second thyristor device is turned on, and the negative direction of the inverter power supply supplies power to the UPS output end (load).

[0028] Preferably, the bypass power supply is used to supply power to the UPS output terminal (load), specifically:

[0029] In the positive half cycle of the AC power, the control current is input from the bypass power supply, passes through the cathode K2 of the negative thyristor of the first thyristor device, the first diode, the normally closed contact of the relay KV1, the normally closed contact of the relay KV2 and the first current limiting resistor, and reaches the control electrode G1 of the positive thyristor of the first thyristor device, obtaining the control current of G1+ and K1-. The positive thyristor of the first thyristor device is turned on, and the bypass power supply supplies power to the UPS output end (load) in the positive direction;

[0030] In the negative half cycle of the AC power, the control current is input from the UPS output end (load), and passes through the cathode K1 of the positive thyristor of the first thyristor device, the second diode, the first current limiting resistor, the normally closed contact of the relay KV2 and the normally closed contact of the relay KV1 to the control electrode G2 of the negative thyristor of the first thyristor device, obtaining the control current of G2+ and K2-. The negative thyristor of the first thyristor device is turned on, and the negative direction of the bypass power supply supplies power to the UPS output end (load).

[0031] According to a third aspect of an embodiment of the present invention, a UPS device is provided, comprising:

[0032] One-phase or three-phase control circuit as described above, or a control method for the control circuit as described above.

[0033] The technical solutions provided by the embodiments of the present invention may have the following beneficial effects:

[0034] The technical solution of the present invention cooperates with the first thyristor device, the second thyristor device, the relay KV1, the relay KV2 and the four diodes so that during normal operation, the inverter power supply supplies power to the UPS output end (load) through the second thyristor device. When the UPS is seriously damaged, the control circuit can obtain power from the bypass power supply to control the conduction of the second thyristor device, and the bypass power supply supplies power to the UPS output end (load) through the second thyristor device. In the technical solution of the present invention, the power supply of the control circuit is obtained from the inverter power supply or the bypass power supply. Even if the UPS suffers from serious faults such as damage to the control power supply or damage to the control board, it does not affect the bypass power supply to the UPS output end (load), thereby ensuring uninterrupted output of the UPS.

[0035] It is to be understood that the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the invention. BRIEF DESCRIPTION OF THE DRAWINGS

[0036] The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate embodiments consistent with the invention and, together with the description, serve to explain the principles of the invention.

[0037] Figure 1 It is a static bypass control circuit diagram in the prior art;

[0038] Figure 2 The present invention is a UPS uninterruptible power supply control circuit according to an exemplary embodiment. DETAILED DESCRIPTION

[0039] Exemplary embodiments will be described in detail herein, examples of which are illustrated in the accompanying drawings. In the following description, when referring to the drawings, like numbers in different figures represent like or similar elements unless otherwise indicated. The embodiments described in the following exemplary embodiments are not intended to represent all possible embodiments consistent with the present invention. Rather, they are merely examples of apparatus and methods consistent with certain aspects of the present invention, as detailed in the appended claims.

[0040] Example 1

[0041] See also Figure 2 , Figure 2 FIG. 1 is a UPS uninterruptible power supply control circuit diagram according to an exemplary embodiment, Figure 2 , the control circuit includes:

[0042] A first thyristor device SCR1, a second thyristor device SCR2, a first diode D1, a second diode D2, a third diode D3 and a fourth diode D4;

[0043] The cathode K2 of the negative thyristor N1 of the first thyristor device SCR1 is connected to the anode of the first diode D1, and the cathode of the first diode D1 is connected to the control stage G1 of the positive thyristor P1 of the first thyristor device SCR1 through the normally closed contact of the relay KV1;

[0044] The cathode of the first diode D1 is connected to the control stage G2 of the negative thyristor N1 of the first thyristor device SCR1;

[0045] The anode of the second diode D2 is connected to the cathode K1 of the forward thyristor P1 of the first thyristor device SCR1, and the cathode is connected to the control stage G1 of the forward thyristor N1 of the first thyristor device SCR1;

[0046] The cathode K1 of the negative thyristor N2 of the second thyristor device SCR2 is connected to the anode of the fourth diode D4, and the cathode of the fourth diode D4 is connected to the control stage G2 of the positive thyristor P2 of the second thyristor device SCR2 through the normally open contact of the relay KV1;

[0047] The cathode of the fourth diode D4 is connected to the control stage G1 of the negative thyristor N2 of the second thyristor device SCR2;

[0048] The anode of the third diode D3 is connected to the cathode K2 of the second thyristor device SCR2 forward thyristor P2, and the cathode is connected to the control electrode G2 of the second thyristor device SCR2 forward thyristor P2;

[0049] The first thyristor device SCR1 is used to connect the bypass power supply A1 and the UPS output end (load O1); the second thyristor device SCR2 is used to connect the inverter power supply A2 and the UPS output end (load O1).

[0050] It should be noted that the technical solution provided in this embodiment is applicable to application scenarios where a serious failure of the UPS uninterruptible power supply itself causes control system failure, control power supply damage, etc.

[0051] It should be noted that in this embodiment, both bypass power supply A1 and inverter power supply A2 are AC power supplies, and they have the same frequency and phase. The UPS output (load O1) switches between the two power sources. As long as one power source is functioning properly, the UPS output can maintain uninterrupted power.

[0052] It can be understood that the technical solution provided in this embodiment cooperates with the first thyristor device SCR1, the second thyristor device SCR2, the relay KV1, the relay KV2 and the four diodes so that during normal operation, the inverter power supply A2 supplies power to the UPS output terminal (load) O1 through the second thyristor device SCR2. When the UPS is seriously damaged, the control circuit can obtain power from the bypass power supply A1 to control the conduction of the second thyristor device SCR2, and the bypass power supply A1 supplies power to the UPS output terminal (load) through the second thyristor device SCR2. In the technical solution of the present invention, the power supply of the control circuit is obtained from the inverter power supply A2 or the bypass power supply A1. Even if the UPS suffers from serious faults such as damage to the control power supply or damage to the control board, it does not affect the bypass power supply A1's power supply to the UPS output terminal (load) O1, thereby ensuring uninterrupted output of the UPS.

[0053] In specific practice, it also includes: a normally closed contact of the relay KV2 connected in series with the normally closed contact of the relay KV1, which is used to disconnect the current in the first thyristor device SCR1 when the bypass power supply A1 and the inverter power supply A2 are not working.

[0054] It should be noted that the normally closed contact of the relay KV2 is provided in this embodiment in order to cut off the current in the first thyristor device SCR1 for protection when both the bypass power supply A1 and the inverter power supply A2 are not working.

[0055] In specific practice, it also includes: a first current-limiting resistor R5 is connected in series in the normally closed contact circuit of the relay KV1 and the normally closed contact circuit of the relay KV2; and a second current-limiting resistor R6 is connected in series in the normally open contact of the relay KV1.

[0056] In specific practice, it also includes:

[0057] A first resistor R1 is connected in parallel across the first diode D1, a second resistor R2 is connected in parallel across the second diode D2, a third resistor R3 is connected in parallel across the third diode D3, and a fourth resistor R4 is connected in parallel across the fourth diode D4 for diode protection.

[0058] It should be noted that the first current-limiting resistor R5 and the second current-limiting resistor R6 mainly play a protective role in the control circuit to ensure the safety and service life of components; the resistors set at both ends of the diode also play a protective role.

[0059] It should be noted that, in this embodiment, a single-phase structure is specifically introduced, but the technical solution of this embodiment is also applicable to a three-phase structure, that is, three identical circuit structures. Multiple structures using the technical solution of this application are within the scope of protection of the present invention.

[0060] Example 2

[0061] A method for controlling a UPS control circuit, the method utilizing the UPS control circuit, comprising:

[0062] When it is detected that the UPS is working normally, relay KV1 is turned on and relay KV2 is turned off;

[0063] The normally open contact of the relay KV1 in the control circuit is closed, the normally closed contact is opened, the first thyristor device SCR1 is opened, and the second thyristor device SCR2 is turned on, and the inverter power supply A2 supplies power to the UPS output terminal (load) O1.

[0064] It should be noted that the technical solution provided in this embodiment is applicable to application scenarios where a serious failure of the UPS uninterruptible power supply itself causes control system failure, control power supply damage, etc.

[0065] It can be understood that the technical solution provided in this embodiment cooperates with the first thyristor device SCR1, the second thyristor device SCR2, the relay KV1, the relay KV2 and the four diodes so that during normal operation, the inverter power supply A2 supplies power to the UPS output terminal (load) O1 through the second thyristor device SCR2.

[0066] In normal working mode, the inverter power supply A2 supplies power, the first thyristor device SCR1 is disconnected, and the second thyristor device SCR2 is turned on. The inverter power supply A2 supplies power to the UPS output terminal (load) O1, and the control terminal IVT-COM is energized, and the relay KV1 is closed.

[0067] In practice, the inverter power supply A2 supplies power to the UPS output terminal (load) O1 as follows:

[0068] In the positive half cycle of the AC power, the control current is input from the inverter power supply A2, passes through the cathode K1 of the negative thyristor N2 of the second thyristor device SCR2, the fourth diode D4, the second current limiting resistor R6 and the normally open contact of the relay KV1 to the control electrode G2 of the positive thyristor P2 in the second thyristor device SCR2, and obtains the control current G2+ and K2-. The positive thyristor P2 of the second thyristor device SCR2 is turned on, and the inverter power supply A2 supplies power to the UPS output terminal (load) O1 in the positive direction;

[0069] In the negative half cycle of the AC power, the control current is input from the UPS output terminal (load) O1, and passes through the control stage G2 of the positive thyristor P2 of the second thyristor device SCR2, the third diode D3, the normally open contact of the relay KV1 and the second current limiting resistor R6 to the control electrode G1 of the negative thyristor N2 of the second thyristor device SCR2, obtaining the control current of G1+ and K1-. The negative thyristor N2 of the second thyristor device SCR2 is turned on, and the negative direction of the inverter power supply A2 supplies power to the UPS output terminal (load) O1.

[0070] In the bypass working mode, the first thyristor device SCR1 is turned on, the second thyristor device SCR2 is turned off, the bypass power supply A1 supplies power to the UPS output terminal (load) O1, the control terminals BYP-COM and IVT-COM are both not turned on, and the relays KV1 and KV2 are both in the disconnected state.

[0071] In specific practice, the method further includes: when a UPS power failure signal is detected, both relay KV1 and relay KV2 are disconnected;

[0072] The normally closed contacts of relays KV1 and KV2 in the control circuit are closed, and the normally open contact of relay KV1 is disconnected, then the first thyristor device SCR1 is turned on, and the second thyristor device SCR2 is turned off, and the bypass power supply A1 supplies power to the UPS output terminal (load) O1.

[0073] In practice, the bypass power supply A1 supplies power to the UPS output terminal (load) O1 as follows:

[0074] During the positive half cycle of the AC power, the control current is input from the bypass power supply A1, passes through the cathode K2 of the negative thyristor N1 of the first thyristor device SCR1, the first diode D1, the normally closed contact of the relay KV1, the normally closed contact of the relay KV2 and the first current-limiting resistor R5, and reaches the control electrode G1 of the positive thyristor P1 of the first thyristor device SCR1, obtaining the control current G1+ and K1-. The positive thyristor of the first thyristor device SCR1 is turned on P1, and the bypass power supply A1 supplies power to the UPS output terminal (load) O1 in the forward direction;

[0075] During the negative half cycle of the AC power, the control current is input from the UPS output terminal (load) O1, and passes through the cathode K1 of the positive thyristor P1 of the first thyristor device SCR1, the second diode D2, the first current limiting resistor R5, the normally closed contact of the relay KV2 and the normally closed contact of the relay KV1 to the control electrode G2 of the negative thyristor N2 of the first thyristor device SCR1, obtaining the control current of G2+ and K2-. The negative thyristor N2 of the first thyristor device SCR1 is turned on, and the bypass power supply A1 negatively supplies power to the UPS output terminal (load) O1.

[0076] It should be noted that the technical solution of this embodiment can automatically connect the bypass power supply A1 to work even when the control power signal of the control relay is lost, thereby ensuring the uninterrupted power supply requirement of the UPS.

[0077] In the protection working mode, the bypass power supply A1 and the inverter power supply A2 are both not working, the first thyristor device SCR1 and the second thyristor device SCR2 are both disconnected, and the power supply to the UPS output end (load) O1 is stopped. This mode mainly plays the role of protecting the load. When the bypass power supply A1 and the inverter power supply A2 are both not working, this mode is entered.

[0078] In specific practice, the method further includes: if the bypass power supply A1 and the inverter power supply A2 are both not working, the relay KV2 in the control circuit is closed, the relay KV1 is disconnected, the normally closed contact of the relay KV2 is disconnected, the first thyristor device SCR1 and the second thyristor device SCR2 are both disconnected, and the UPS output terminal (load) O1 has no output, so that the UPS enters the protection mode, specifically:

[0079] If the relay KV1 is disconnected, the control circuit of the second thyristor device SCR2 is disconnected, and the inverter power supply A2 is disconnected from the UPS output terminal (load) O1;

[0080] If the relay KV2 is closed, the normally closed contact KV2 of the control circuit of the first thyristor device SCR1 is opened, and the bypass power supply A1 is disconnected from the UPS output terminal (load) O1, which plays a protective role.

[0081] It can be understood that, in addition to this, the present embodiment adopts a control method in which the normally open contacts and normally closed contacts of the relay KV1 are interlocked. When the inverter power supply A2 is working, the control circuit of the bypass power supply A1 is disconnected, which can effectively avoid the first thyristor device SCR1 and the second thyristor device SCR2 being turned on at the same time to cause a circuit short circuit, and the control power supply for triggering the thyristor is obtained from the inverter power supply A2 or the inverter power supply A2. No additional control power supply is required, and the main circuit can work as long as there is power.

[0082] It should be noted that, in this embodiment, a single-phase structure is specifically introduced, but the technical solution of this embodiment is also applicable to a three-phase structure, that is, three identical circuit structures. Multiple structures using this solution are within the protection scope of the present invention.

[0083] Example 3

[0084] A UPS device comprises: a one-phase or three-phase control circuit as described above; or a control method for the control circuit as described above.

[0085] It should be noted that the technical solution provided in this embodiment is applicable to application scenarios where a serious failure of the UPS uninterruptible power supply itself causes control system failure, control power supply damage, etc.

[0086] It should be noted that, in this embodiment, a single-phase structure is specifically introduced, but the technical solution of this embodiment is also applicable to a three-phase structure, that is, three identical circuit structures. Multiple structures using this solution are within the protection scope of the present invention.

[0087] It should be noted that the implementation method and beneficial effects of each module in this embodiment can be found in the introduction of the relevant steps in Example 1, and will not be repeated in this embodiment.

[0088] It can be understood that the same or similar parts of the above embodiments can be referenced to each other, and the contents not described in detail in some embodiments can refer to the same or similar contents in other embodiments.

[0089] Any process or method description in a flowchart or otherwise described herein may be understood to represent a module, segment or portion of code comprising one or more executable instructions for implementing the steps of a specific logical function or process, and the scope of the preferred embodiments of the present invention includes alternative implementations in which functions may be performed out of the order shown or discussed, including performing functions in a substantially simultaneous manner or in the reverse order depending on the functions involved, which should be understood by those skilled in the art to which the embodiments of the present invention pertain.

[0090] It should be understood that various parts of the present invention can be implemented using hardware, software, firmware, or a combination thereof. In the above-described embodiments, multiple steps or methods can be implemented using software or firmware stored in a memory and executed by a suitable instruction execution system. For example, if implemented using hardware, as in another embodiment, any one of the following technologies known in the art or a combination thereof can be used: a discrete logic circuit having a logic gate circuit for implementing a logic function on a data signal, an application-specific integrated circuit having a suitable combination of logic gate circuits, a programmable gate array (PGA), a field programmable gate array (FPGA), etc.

[0091] Those skilled in the art will understand that all or part of the steps in the method of the above embodiment can be completed by instructing related hardware through a program, and the program can be stored in a computer-readable storage medium. When the program is executed, it includes one or a combination of the steps of the method embodiment.

[0092] In addition, the functional units in the various embodiments of the present invention may be integrated into a single processing module, or each unit may exist physically separately, or two or more units may be integrated into a single module. The aforementioned integrated modules may be implemented in the form of hardware or in the form of software functional modules. If the integrated modules are implemented in the form of software functional modules and sold or used as independent products, they may also be stored in a computer-readable storage medium.

[0093] The storage medium mentioned above can be a read-only memory, a magnetic disk or an optical disk, etc.

[0094] Throughout this specification, reference to terms such as "one embodiment," "some embodiments," "examples," "specific examples," or "some examples" means that a specific feature, structure, material, or characteristic described in conjunction with that embodiment or example is included in at least one embodiment or example of the present invention. In this specification, schematic representations of the above terms do not necessarily refer to the same embodiment or example. Furthermore, the specific features, structures, materials, or characteristics described may be combined in any suitable manner in any one or more embodiments or examples.

[0095] Although the embodiments of the present invention have been shown and described above, it will be understood that the above embodiments are illustrative and are not to be construed as limitations on the present invention. A person skilled in the art may change, modify, replace and modify the above embodiments within the scope of the present invention.

Claims

1. A UPS control circuit, characterized in that: include: a first thyristor device, a second thyristor device, a first diode, a second diode, a third diode, and a fourth diode; The cathode K2 of the negative thyristor of the first thyristor device is connected to the anode of the first diode, and the cathode of the first diode is connected to the control stage G1 of the positive thyristor of the first thyristor device through the normally closed contact of the relay KV1; The cathode of the first diode is connected to the control stage G2 of the negative thyristor of the first thyristor device; The anode of the second diode is connected to the cathode K1 of the forward thyristor of the first thyristor device, and the cathode is connected to the control stage G1 of the forward thyristor of the first thyristor device; The cathode K1 of the negative thyristor of the second thyristor device is connected to the anode of the fourth diode, and the cathode of the fourth diode is connected to the control stage G2 of the positive thyristor of the second thyristor device through the normally open contact of the relay KV1; The cathode of the fourth diode is connected to the control stage G1 of the negative thyristor of the second thyristor device; The anode of the third diode is connected to the cathode K2 of the forward thyristor of the second thyristor device, and the cathode is connected to the control electrode G2 of the forward thyristor of the second thyristor device; The first thyristor device is used to connect the bypass power supply and the UPS output end (load); the second thyristor device is used to connect the inverter power supply and the UPS output end (load).

2. The UPS control circuit according to claim 1, characterized in that: Also includes: The normally closed contact of the relay KV2 connected in series with the normally closed contact of the relay KV1 is used to disconnect the current in the first thyristor device when both the bypass power supply and the inverter power supply are not working.

3. The UPS control circuit according to claim 2, characterized in that: A first current-limiting resistor is further connected in series in the circuits of the normally closed contact of the relay KV1 and the normally closed contact of the relay KV2; and a second current-limiting resistor is connected in series in the normally open contact of the relay KV1.

4. The UPS control circuit according to claim 3, characterized in that: A first resistor is connected in parallel at both ends of the first diode, a second resistor is connected in parallel at both ends of the second diode, a third resistor is connected in parallel at both ends of the third diode, and a fourth resistor is connected in parallel at both ends of the fourth diode for protecting the diodes.

5. A method for controlling a UPS control circuit, characterized in that: The method utilizes the UPS control circuit according to any one of claims 1 to 4, and the control method includes: When it is detected that the UPS is working normally, relay KV1 is turned on and relay KV2 is turned off; The normally open contact of relay KV1 in the control circuit is closed, the normally closed contact is opened, the first thyristor device is disconnected, and the second thyristor device is turned on, and power is supplied to the UPS output end (load) by the inverter power supply.

6. The method according to claim 5, characterized in that The method further comprises: When a UPS power failure signal is detected, both relay KV1 and relay KV2 are disconnected; The normally closed contacts of relays KV1 and KV2 in the control circuit are closed, and the normally open contact of relay KV1 is disconnected, then the first thyristor device is turned on, and the second thyristor device is disconnected, and the bypass power supply supplies power to the UPS output end (load).

7. The method according to claim 6, characterized in that The method further includes: if the bypass power supply and the inverter power supply are both not working, the relay KV2 in the control circuit is closed, the relay KV1 is disconnected, the normally closed contact of the relay KV2 is disconnected, the first thyristor device and the second thyristor device are both disconnected, and the UPS output end (load) has no output, so that the UPS enters a protection mode.

8. The method according to claim 7, characterized in that The inverter power supply to the UPS output (load) is specifically: In the positive half cycle of the AC power, the control current is input from the inverter power supply, passes through the cathode K1 of the negative thyristor of the second thyristor device, the fourth diode, the second current limiting resistor and the normally open contact of the relay KV1, and reaches the control electrode G2 of the positive thyristor in the second thyristor device, obtaining the control current of G2+ and K2-. The positive thyristor of the second thyristor device is turned on, and the inverter power supply supplies power to the UPS output end (load) in the positive direction; In the negative half cycle of the AC power, the control current is input from the UPS output end (load), and passes through the control stage G2 of the positive thyristor of the second thyristor device, the third diode, the normally open contact of the relay KV1 and the second current limiting resistor to the control electrode G1 of the negative thyristor of the second thyristor device, obtaining the control current of G1+ and K1-. The negative thyristor of the second thyristor device is turned on, and the negative direction of the inverter power supply supplies power to the UPS output end (load).

9. The method according to claim 8, characterized in that The bypass power supply supplies power to the UPS output (load), specifically: In the positive half cycle of the AC power, the control current is input from the bypass power supply, passes through the cathode K2 of the negative thyristor of the first thyristor device, the first diode, the normally closed contact of the relay KV1, the normally closed contact of the relay KV2 and the first current limiting resistor, and reaches the control electrode G1 of the positive thyristor of the first thyristor device, obtaining the control current of G1+ and K1-. The positive thyristor of the first thyristor device is turned on, and the bypass power supply supplies power to the UPS output end (load) in the positive direction; In the negative half cycle of the AC power, the control current is input from the UPS output end (load), and passes through the cathode K1 of the positive thyristor of the first thyristor device, the second diode, the first current limiting resistor, the normally closed contact of the relay KV2 and the normally closed contact of the relay KV1 to the control electrode G2 of the negative thyristor of the first thyristor device, obtaining the control current of G2+ and K2-. The negative thyristor of the first thyristor device is turned on, and the negative direction of the bypass power supply supplies power to the UPS output end (load).

10. A UPS device, characterized in that: include: One-phase, or three-phase control circuit according to any one of claims 1 to 4; Alternatively, a control method for a control circuit as described in any one of claims 5 to 9.

Citation Information

Patent Citations

  • UPS external bypass switching device

    CN108649688A

  • Power supply safety protection system

    CN110138079A