Firmware refresh method, device, readable storage medium and program product

By controlling the power signal status and refreshing to synchronous static random access memory after the BIOS firmware is upgraded, the problem of power outage required for upgrading the BIOS firmware is solved, and an upgrade process without manual intervention is achieved, saving costs and avoiding business impact.

CN119536773BActive Publication Date: 2025-08-08INSPUR SUZHOU INTELLIGENT TECH CO LTD
View PDF 2 Cites 0 Cited by

Patent Information

Application Number
CN202510098712.X
Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Filing Date
2025-01-22
Publication Date
2025-08-08
Estimated Expiration
2045-01-22

AI Technical Summary

Technical Problem

In the prior art, BIOS firmware upgrade requires power outage and restarting the server, resulting in high labor costs and affecting the normal system business.

Method used

By detecting that the BIOS firmware upgrade in flash memory is completed, the system advanced configuration and power interface status is obtained, the auxiliary power signal and the device power off retained signal is controlled to be non-enabled, the global reset state record is cleared, and the upgraded BIOS firmware is refreshed to the synchronous static random access memory.

Benefits of technology

It realizes the BIOS firmware upgrade without power outage, saves labor costs and avoids the impact on the system operation business.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN119536773B_ABST
    Figure CN119536773B_ABST
Patent Text Reader

Abstract

The present invention discloses a firmware refresh method, device, readable storage medium, and program product, relating to the field of computer application technology. The method comprises: when detecting that a basic input / output system (BIOS) firmware upgrade in a flash memory is complete, obtaining the current system advanced configuration and power interface status; when determining that the current system advanced configuration and power interface status is a fully powered-off state, controlling an auxiliary power signal and a fully powered-off hold signal to be in a disabled state to clear a global reset state record; and when detecting that both the auxiliary power signal and the fully powered-off hold signal are in a disabled state, refreshing the upgraded BIOS firmware in the flash memory to a synchronous static random access memory. The present invention enables upgrading the BIOS firmware without powering off, saving labor costs and avoiding impacts on currently running system services.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The present invention relates to the field of computer application technology, and in particular to a firmware refresh method, device, computer-readable storage medium, and computer program product. Background Art

[0002] To ensure system security and expand functionality, the Basic Input / Output System (BIOS) firmware (FW) must be upgraded. During the in-band BIOS upgrade, the CPU's synchronous static random-access memory (S3M SRAM) is already accessing the BIOS flash memory (BIOS Flash). If the CPU is unaware of the BIOS firmware upgrade in the flash memory, the firmware update can cause the server to fail to boot properly. This typically requires a power outage and a server reboot to recover the system. This involves manually unplugging and plugging the power cord, resulting in high labor costs. Furthermore, rebooting the server requires shutting down server-related services, impacting critical business data for customers and data centers.

[0003] In summary, how to effectively solve the problems of requiring the server to be powered off and restarted for firmware refresh, which has high labor costs and affects the normal business of the system, is an urgent problem that technicians in this field need to solve. Summary of the Invention

[0004] An object of the present invention is to provide a firmware refresh method, which enables upgrading the basic input and output system firmware without powering off, thereby saving labor costs and avoiding impact on the system's current operating services; another object of the present invention is to provide a firmware refresh device, a computer-readable storage medium and a computer program product.

[0005] In order to solve the above technical problems, the present invention provides the following technical solutions:

[0006] A firmware updating method, comprising:

[0007] When it is detected that the basic input and output system firmware in the flash memory is upgraded, the current system advanced configuration and power interface status are obtained;

[0008] When it is determined that the current system advanced configuration and power interface state is a device-all-off state, controlling the auxiliary power signal and the device-all-off power retention signal to be in a non-enabled state to clear the global reset state record;

[0009] When it is detected that the auxiliary power signal and the device all power off reservation signal are both in the disabled state, the upgraded basic input and output system firmware in the flash memory is refreshed to the synchronous static random access memory.

[0010] In a specific embodiment of the present invention, after refreshing the upgraded basic input / output system firmware in the flash memory to the synchronous static random access memory, the method further includes:

[0011] The auxiliary power signal and the device all power off retention signal are controlled to switch from the disabled state to the enabled state.

[0012] In a specific embodiment of the present invention, controlling the auxiliary power signal and the device all power off retention signal to be in a disabled state includes:

[0013] Controlling the auxiliary power signal and the device to completely shut down and retain the power signal to a low level state;

[0014] Accordingly, when it is detected that both the auxiliary power signal and the device all power off reservation signal are in the disabled state, refreshing the upgraded basic input and output system firmware in the flash memory to the synchronous static random access memory includes:

[0015] When it is detected that the auxiliary power signal and the device all power off retention signal are both in a low level state, refreshing the upgraded basic input and output system firmware in the flash memory to the synchronous static random access memory;

[0016] Accordingly, controlling the auxiliary power signal and the device all power off retention signal to switch from the disabled state to the enabled state includes:

[0017] The auxiliary power signal and the device all power off retention signal are controlled to switch from a low level state to a high level state.

[0018] In a specific embodiment of the present invention, controlling the auxiliary power signal and the device all power off retention signal to switch from a low level state to a high level state includes:

[0019] Counting the durations of the auxiliary power signal and the device all power off retention signal being in a low level state to obtain a statistical duration;

[0020] When the statistical duration reaches a preset duration, the auxiliary power signal and the device all power off retention signal are controlled to switch from a low level state to a high level state.

[0021] In a specific embodiment of the present invention, after obtaining the current system advanced configuration and power interface status, the method further includes:

[0022] When it is determined that the current system advanced configuration and power interface status are in the working state, the preset upgrade flag is converted from the disabled state to the enabled state.

[0023] In a specific embodiment of the present invention, after converting the preset upgrade flag from a disabled state to an enabled state, the method further includes:

[0024] Monitoring the current system advanced configuration and power interface status;

[0025] When it is monitored that the current system advanced configuration and power interface state is converted from the working state to the device all-off state, the step of controlling the auxiliary power signal and the device all-off power retention signal to be in a non-enabled state is executed.

[0026] In a specific embodiment of the present invention, it also includes:

[0027] If the current system advanced configuration and power interface states are changed from the device all-off state to the working state during the firmware update to the synchronous static random access memory, the preset upgrade operation statistics flag is changed from a disabled state to an enabled state;

[0028] The number of upgrade operations is counted to obtain a counting result.

[0029] In a specific embodiment of the present invention, when it is determined that the current system advanced configuration and power interface state is a device-all-off state, controlling the auxiliary power signal and the device-all-off power reserve signal to be in a non-enabled state includes:

[0030] When it is determined that the current system advanced configuration and power interface status is a state where all devices are shut down, obtaining the upgrade operation statistics flag;

[0031] When the upgrade operation statistics flag is in an enabled state, obtaining the counting result;

[0032] Determine whether the counting result is greater than or equal to a preset value;

[0033] If not, executing the step of controlling the auxiliary power signal and the device all power off retention signal to be in a non-enabled state;

[0034] If so, an abnormal prompt message about the upgrade process will be output.

[0035] In a specific embodiment of the present invention, it also includes:

[0036] When it is detected that the upgraded basic input / output system firmware in the flash memory is refreshed to the synchronous static random access memory successfully, the upgrade flag and the upgrade operation statistics flag are both converted from an enabled state to a disabled state, and the counting result is cleared.

[0037] In a specific embodiment of the present invention, when it is detected that the basic input and output system firmware in the flash memory is upgraded, obtaining the current system advanced configuration and power interface status includes:

[0038] When it is detected that the basic input / output system firmware in the flash memory is upgraded by triggering a system management interrupt, the current system advanced configuration and power interface status are obtained.

[0039] In a specific embodiment of the present invention, when it is detected that the basic input and output system firmware in the flash memory is upgraded, obtaining the current system advanced configuration and power interface status includes:

[0040] When it is detected that the baseboard management controller has completed refreshing the new version of the basic input and output system firmware to the flash memory, the current system advanced configuration and power interface status are obtained.

[0041] In a specific embodiment of the present invention, after refreshing the upgraded basic input / output system firmware in the flash memory to the synchronous static random access memory, the method further includes:

[0042] When it is detected that the current system advanced configuration and power interface state are converted from the all-device-off state to the working state, the control server runs based on the refreshed new version of the basic input / output system firmware.

[0043] A firmware flashing device, comprising:

[0044] Memory for storing computer programs;

[0045] A processor is used to implement the steps of the firmware refresh method as described above when executing the computer program.

[0046] A computer-readable storage medium stores a computer program, which implements the steps of the firmware refresh method described above when executed by a processor.

[0047] A computer program product includes a computer program, wherein when the computer program is executed by a processor, the steps of the firmware refreshing method described above are implemented.

[0048] The firmware refresh method provided by the present invention obtains the current system advanced configuration and power interface status when it is detected that the basic input and output system firmware in the flash memory is upgraded; when it is determined that the current system advanced configuration and power interface status is the device-all-off state, controls the auxiliary power signal and the device-all-off-power-reservation signal to be in the disabled state to clear the global reset state record; and when it is detected that both the auxiliary power signal and the device-all-off-power-reservation signal are in the disabled state, refreshes the upgraded basic input and output system firmware in the flash memory to the synchronous static random access memory.

[0049] The beneficial effect of the present invention lies in that, when it is detected that the BIOS firmware upgrade in the flash memory is complete and when it is determined that the current system advanced configuration and power interface status is the device-all-off state, the auxiliary power signal and the device-all-off-power-reserved signal are controlled to be in a disabled state, thereby clearing the global reset state record, further notifying the central processing unit that the auxiliary power signal and the device-all-off-power-reserved signal are in an unready state, and notifying the synchronous static random access memory that the BIOS firmware needs to be refreshed from the flash memory. This achieves the effect of a power-off restart without the need to manually unplug the power cord, thereby enabling the BIOS firmware to be upgraded without powering off, saving labor costs and avoiding impacting current system operations.

[0050] Correspondingly, the present invention also provides a firmware refresh device, a computer-readable storage medium, and a computer program product corresponding to the above-mentioned firmware refresh method, which have the above-mentioned technical effects and will not be repeated here. BRIEF DESCRIPTION OF THE DRAWINGS

[0051] In order to more clearly illustrate the technical solutions in the embodiments of the present invention or related technologies, the following briefly introduces the drawings required for use in the embodiments or related technical descriptions. Obviously, the drawings described below are only some embodiments of the present invention. For ordinary technicians in this field, other drawings can be obtained based on these drawings without paying any creative work.

[0052] Figure 1 This is a flowchart of a firmware refresh method according to an embodiment of the present invention;

[0053] Figure 2 is a flowchart of another firmware refresh method according to an embodiment of the present invention;

[0054] Figure 3 This is a structural block diagram of a firmware refresh device according to an embodiment of the present invention;

[0055] Figure 4 This is a structural block diagram of a firmware refresh device according to an embodiment of the present invention;

[0056] Figure 5 A schematic diagram of the specific structure of a firmware refresh device provided by an embodiment of the present invention. DETAILED DESCRIPTION

[0057] In order to enable those skilled in the art to better understand the present invention, the present invention is further described in detail below with reference to the accompanying drawings and specific embodiments. Obviously, the embodiments described are only some embodiments of the present invention, not all embodiments. Based on the embodiments of the present invention, all other embodiments obtained by those skilled in the art without creative work are within the scope of protection of the present invention.

[0058] See also Figure 1 , Figure 1 This is a flowchart of an implementation method of a firmware refresh method according to an embodiment of the present invention. The method may include the following steps:

[0059] S101: When it is detected that the basic input / output system firmware in the flash memory is upgraded, the current system advanced configuration and power interface status are obtained.

[0060] The system checks the status of the BIOS firmware upgrade in the flash memory. When the system detects that the BIOS firmware upgrade is complete, it obtains the current system Advanced Configuration and Power Interface (ACPI) status. The ACPI status can include all devices being powered off (i.e., S5) or operating (i.e., S0).

[0061] S102: When it is determined that the current system advanced configuration and power interface status is the device all-off status, the auxiliary power signal and the device all-off power retention signal are controlled to be in a non-enabled state to clear the global reset status record.

[0062] After obtaining the current system advanced configuration and power interface status, when it is determined that the current system advanced configuration and power interface status is the device all-off state, it indicates that the basic input and output system firmware in the synchronous static random access memory can be refreshed based on the new version of the basic input and output system firmware in the flash memory, and the auxiliary power signal (AUX_PWRGOOD) and the device all-off power retention signal (S5_PWR_RETAINED) are controlled to be in a non-enabled state, thereby notifying the central processor that the auxiliary power signal and the device all-off power retention signal are in an unready state, and notifying the synchronous static random access memory that the basic input and output system firmware needs to be refreshed from the flash memory, thereby clearing the global reset status record and avoiding business offline.

[0063] S103: When it is detected that the auxiliary power signal and the device all power off retention signal are both in a disabled state, the upgraded basic input and output system firmware in the flash memory is refreshed to the synchronous static random access memory.

[0064] After controlling the auxiliary power signal and the device power-off hold signal to be in a disabled state, the system checks whether both the auxiliary power signal and the device power-off hold signal are in a disabled state. If both are detected to be in a disabled state, the system achieves a power-off restart effect without manually plugging in and out the power cord. The upgraded BIOS firmware in the flash memory is refreshed to the synchronous static random access memory. This allows the BIOS firmware to be upgraded without powering off, saving labor costs and preventing disruption to current system operations.

[0065] As can be seen from the above technical solution, when the BIOS firmware upgrade in the flash memory is detected to be complete, and when the current system advanced configuration and power interface state is determined to be in the device-all-off state, the auxiliary power signal and the device-all-off-reserved power signal are controlled to be disabled, thereby clearing the global reset state record, further notifying the central processing unit that the auxiliary power signal and the device-all-off-reserved power signal are in the unready state, and notifying the synchronous static random access memory that the BIOS firmware needs to be refreshed from the flash memory. This achieves the effect of a power-off restart without the need to manually unplug the power cord, thereby enabling the BIOS firmware to be upgraded without powering off, saving labor costs and avoiding impacting the system's current operations.

[0066] It should be noted that, based on the above embodiment, the embodiment of the present invention also provides corresponding improved solutions. In subsequent embodiments, the same steps or corresponding steps as those in the above embodiment can be referenced to each other, and the corresponding beneficial effects can also be referenced to each other, and will not be described in detail in the following improved embodiments.

[0067] See also Figure 2 , Figure 2 This is a flowchart of another firmware refresh method according to an embodiment of the present invention. The method may include the following steps:

[0068] S201: When it is detected that the basic input / output system firmware in the flash memory is upgraded, the current system advanced configuration and power interface status are obtained.

[0069] The version information of the BIOS firmware in the flash memory can be checked at preset time intervals or in real time to obtain first BIOS firmware version information. Pre-stored second BIOS firmware version information is then obtained, and it is determined whether the first BIOS firmware version information and the second BIOS firmware version information are consistent. If they are consistent, it indicates that the BIOS firmware in the flash memory has not been upgraded and no further processing is required. If they are inconsistent, it indicates that the BIOS firmware in the flash memory has been upgraded. Subsequently, when the conditions for upgrading the BIOS firmware in the SRAM are met, the BIOS firmware in the SRAM is upgraded. By detecting the upgrade status of the BIOS firmware in the flash memory using a firmware version comparison method, accurate and rapid detection of the upgrade status of the BIOS firmware in the flash memory is achieved.

[0070] S202: When it is determined that the current system advanced configuration and power interface status is the device all-off state, the auxiliary power signal and the device all-off power retention signal are controlled to be in a non-enabled state to clear the global reset state record.

[0071] S203: When it is detected that the auxiliary power signal and the device all power off retention signal are both in a disabled state, the upgraded basic input and output system firmware in the flash memory is refreshed to the synchronous static random access memory.

[0072] S204: Control the auxiliary power signal and the device all power off retention signal to switch from a disabled state to an enabled state.

[0073] After the upgraded BIOS firmware in the flash memory is updated to the SRAM, the auxiliary power signal and the device all power off hold signal are controlled to switch from a disabled state to an enabled state. This promptly informs the CPU that the auxiliary power signal and the device all power off hold signal are in a ready state, and that the BIOS firmware in the SRAM has been updated.

[0074] S205: When it is detected that the current system advanced configuration and power interface state are converted from the all-device-off state to the working state, the control server runs based on the refreshed new version of the basic input and output system firmware.

[0075] After the upgraded BIOS firmware in the flash memory is updated to the synchronous static random access memory, when the system's advanced configuration and power interface states are detected to have transitioned from fully powered off to active, the server is controlled to operate based on the updated BIOS firmware. This allows the server to operate based on the updated BIOS firmware, enabling BIOS firmware upgrades without powering off, saving labor costs and improving firmware update efficiency.

[0076] In a specific embodiment of the present invention, controlling the auxiliary power signal and the device all power off retention signal to be in a disabled state may include the following steps:

[0077] Control the auxiliary power signal and all equipment power-off retention signals to be in low level state;

[0078] Accordingly, when it is detected that both the auxiliary power signal and the device all power off reservation signal are in a disabled state, refreshing the upgraded basic input and output system firmware in the flash memory to the synchronous static random access memory may include the following steps:

[0079] When it is detected that the auxiliary power signal and the device all power off retention signal are both in a low level state, the basic input and output system firmware that has been upgraded in the flash memory is refreshed to the synchronous static random access memory;

[0080] Accordingly, controlling the auxiliary power signal and the device all power off retention signal to transition from a disabled state to an enabled state may include the following steps:

[0081] Controls the auxiliary power signal and the device all power off retention signal to transition from a low level state to a high level state.

[0082] When the current system advanced configuration and power interface state is determined to be in the all-devices-off state, it indicates that the BIOS firmware in the SRAM can be refreshed based on the new version of the BIOS firmware in the flash memory. The auxiliary power signal and the all-devices-off-power-reserved signal are controlled to a low level, thereby notifying the central processing unit (CPU) that the auxiliary power signal and the all-devices-off-power-reserved signal are not ready and notifying the SRAM that the BIOS firmware needs to be refreshed from the flash memory. When both the auxiliary power signal and the all-devices-off-power-reserved signal are detected to be low, a power-off restart has been achieved without manually unplugging the power cord. The upgraded BIOS firmware in the flash memory is refreshed to the SRAM. After the upgraded BIOS firmware in the flash memory is refreshed to the SRAM, the auxiliary power signal and the all-devices-off-power-reserved signal are controlled to transition from a low level to a high level. This promptly notifies the CPU that both the auxiliary power signal and the all-devices-off-power-reserved signal are ready, indicating that the BIOS firmware in the SRAM has been refreshed. The auxiliary power signal and the device all power off retention signal are generally in a high level state. By setting the low level state of the auxiliary power signal and the low level state of the device all power off retention signal as the trigger condition for refreshing the basic input and output system firmware in the synchronous static random access memory, the system can easily and accurately identify the firmware refresh timing, thereby improving the accuracy of the firmware refresh.

[0083] After the basic input and output system firmware in the flash memory is upgraded, an execution instruction for upgrading the basic input and output system firmware in the synchronous static random access memory can be sent to the baseboard management controller through an intelligent platform management interface (IPMI) command. After receiving the execution instruction, the baseboard management controller sends the instruction to the complex programmable logic device (CPLD) through an inter-integrated circuit (I2C) bus. After receiving the instruction, the complex programmable logic device recognizes that the system state is the complete device shutdown state and controls the auxiliary power signal and the complete device power shutdown reserve signal to a low level state.

[0084] In a specific embodiment of the present invention, controlling the auxiliary power signal and the device all power off reservation signal to switch from a low level state to a high level state may include the following steps:

[0085] Step 1: Count the durations during which the auxiliary power signal and the device power-off retention signal are in a low-level state to obtain the statistical durations;

[0086] Step 2: When the statistical duration reaches the preset duration, the auxiliary power signal and the device all power off retention signal are controlled to switch from a low level state to a high level state.

[0087] For the convenience of description, the above two steps can be combined for explanation.

[0088] After the auxiliary power signal and the device power-off hold signal are controlled to be in a low-level state, the length of time the auxiliary power signal and the device power-off hold signal remain in the low-level state is counted to obtain the statistical duration. When the statistical duration reaches a preset duration, the auxiliary power signal and the device power-off hold signal are controlled to transition from the low-level state to the high-level state. By automatically transitioning the auxiliary power signal and the device power-off hold signal from a low-level state to a high-level state based on the duration statistics, the auxiliary power signal and the device power-off hold signal can be automatically and promptly transitioned to their previous state while ensuring the completion of the firmware refresh. This eliminates the need for manual intervention, saves manpower, and improves the user experience.

[0089] It should be noted that the preset duration can be set and adjusted according to actual conditions. For example, the preset duration can be set and adjusted according to the length of time from controlling the auxiliary power signal and turning off all power to retain the signal in a low level state to completing the firmware refresh. The embodiments of the present invention do not limit this.

[0090] In a specific embodiment of the present invention, after obtaining the current system advanced configuration and power interface status, the method may further include the following steps:

[0091] When it is determined that the current system advanced configuration and power interface states are in the working state, the preset upgrade flag is converted from the disabled state to the enabled state.

[0092] After obtaining the current system advanced configuration and power interface status, when it is determined that the current system advanced configuration and power interface status is in the working state, it is indicated that the basic input and output system firmware in the synchronous static random access memory cannot be refreshed based on the new version of the basic input and output system firmware in the flash memory, and the preset upgrade flag is changed from a disabled state to an enabled state. By pre-setting the upgrade flag to indicate that the basic input and output system firmware in the synchronous static random access memory needs to be refreshed, an effective mark for firmware refresh is implemented, thereby facilitating timely firmware refresh by identifying the upgrade flag when the system advanced configuration and power interface status is changed to the device-all-off state.

[0093] In a specific embodiment of the present invention, after the preset upgrade flag is converted from a disabled state to an enabled state, the method may further include the following steps:

[0094] Step 1: Monitor the current system advanced configuration and power interface status;

[0095] Step 2: When it is detected that the current system advanced configuration and power interface status is converted from the working status to the device fully shut down status, the step of controlling the auxiliary power signal and the device fully shut down power reserve signal to be in a non-enabled state is executed.

[0096] For the convenience of description, the above two steps can be combined for explanation.

[0097] After the preset upgrade flag is switched from a disabled state to an enabled state, the system monitors the current advanced configuration and power interface status. If the system monitors that the advanced configuration and power interface status have switched from a working state to a fully powered-off state, the auxiliary power signal and the fully powered-off signal are disabled, thereby enabling a firmware refresh. By monitoring the current advanced configuration and power interface status after the preset upgrade flag is switched from a disabled state to an enabled state, the system can promptly identify the firmware refresh opportunity and improve firmware refresh efficiency.

[0098] In a specific embodiment of the present invention, the method may further comprise the following steps:

[0099] Step 1: If the current system advanced configuration and power interface states are changed from a fully powered-off state to a working state during the firmware update to the synchronous static random access memory, the preset upgrade operation statistics flag is changed from a disabled state to an enabled state;

[0100] Step 2: Count the number of upgrade operations and obtain a counting result.

[0101] For the convenience of description, the above two steps can be combined for explanation.

[0102] If the current system advanced configuration and power interface status changes from the fully powered-off state to the working state during the firmware refresh to the synchronous static random access memory, it means that the firmware refresh process has been interrupted. Then, the pre-set upgrade operation statistics flag will be changed from the disabled state to the enabled state, and the number of upgrade operations will be counted to obtain the count result. By setting the upgrade operation statistics flag to indicate that the basic input and output system firmware has been refreshed, but the firmware refresh process was interrupted and not completed, the system and the user can timely grasp the firmware refresh status based on the upgrade operation statistics flag. By counting the number of upgrade operations, users can timely understand the number of times the firmware refresh has not been completed and take timely countermeasures based on the counting results.

[0103] In a specific embodiment of the present invention, when it is determined that the current system advanced configuration and power interface state is a fully powered-off state, controlling the auxiliary power signal and the fully powered-off power reserve signal to be in a disabled state may include the following steps:

[0104] Step 1: When it is determined that the current system advanced configuration and power interface status is all devices off, obtain the upgrade operation statistics flag;

[0105] Step 2: When the upgrade operation statistics flag is enabled, obtain the counting result;

[0106] Step 3: Determine whether the counting result is greater than or equal to the preset value. If not, execute step 4; if so, execute step 5.

[0107] Step 4: Control the auxiliary power signal and all equipment to turn off the power and keep the signal in the disabled state;

[0108] Step 5: Output the upgrade process abnormal prompt information.

[0109] For the convenience of description, the above five steps can be combined for explanation.

[0110] When it is determined that the current system advanced configuration and power interface status are all device-off, the upgrade operation statistics flag is obtained. When the upgrade operation statistics flag is enabled, the count result is obtained and it is determined whether the count result is greater than or equal to the preset value. If not, it indicates that the number of incomplete firmware refreshes is within the normal range. The auxiliary power signal and the device all power-off retention signal are controlled to be disabled. If so, it indicates that the number of incomplete firmware refreshes is within the abnormal range. The firmware refresh failure may be caused by a system abnormality, and an upgrade process abnormality prompt message is output. By setting an upper limit for the number of upgrade operation statistics, when the upgrade statistics limit is exceeded, an upgrade process abnormality prompt message is output, thereby notifying the user of the firmware refresh abnormality, facilitating timely troubleshooting.

[0111] It should be noted that the preset value can be set and adjusted according to actual conditions, and the embodiment of the present invention does not limit this. For example, it can be set to 3.

[0112] In a specific embodiment of the present invention, the method may further comprise the following steps:

[0113] When it is detected that the upgraded basic input and output system firmware in the flash memory is successfully refreshed to the synchronous static random access memory, the upgrade flag and the upgrade operation statistics flag are both converted from the enabled state to the disabled state, and the counting result is cleared.

[0114] When the update of the upgraded BIOS firmware in the flash memory to the synchronous static random access memory is detected to be successful, the firmware update task is completed, and the upgrade flag and the upgrade operation statistics flag are both switched from the enabled state to the disabled state, and the count result is cleared to zero. By promptly switching the upgrade flag and the upgrade operation statistics flag from the enabled state to the disabled state and clearing the count result to zero after the BIOS firmware is successfully updated to the synchronous static random access memory, interference with subsequent newly generated firmware update tasks is avoided, and accurate recording of the firmware update status is achieved.

[0115] In a specific embodiment of the present invention, when it is detected that the basic input and output system firmware upgrade in the flash memory is completed, obtaining the current system advanced configuration and power interface status may include the following steps:

[0116] When it is detected that the basic input and output system firmware in the flash memory is upgraded after the system management interrupt is triggered, the current system advanced configuration and power interface status are obtained.

[0117] When it is detected that the system management interrupt is triggered to upgrade the basic input and output system firmware in the flash memory, the current system advanced configuration and power interface status are obtained. By triggering the system management interrupt to upgrade the basic input and output system firmware in the flash memory, an in-band upgrade of the basic input and output system firmware is achieved.

[0118] In a specific embodiment of the present invention, when it is detected that the basic input and output system firmware upgrade in the flash memory is completed, obtaining the current system advanced configuration and power interface status may include the following steps:

[0119] When it is detected that the baseboard management controller has completed refreshing the new version of the basic input and output system firmware to the flash memory, the current system advanced configuration and power interface status are obtained.

[0120] When the baseboard management controller (BMC) detects that the new version of the BIOS firmware has been updated to the flash memory, the current system advanced configuration and power interface status are obtained. By using the baseboard management controller to update the new version of the BIOS firmware to the flash memory, out-of-band updates of the BIOS firmware are possible. For example, the BIOS firmware can be remotely managed and updated via the Internet Protocol (IP), improving the user experience.

[0121] Corresponding to the above method embodiment, the present invention further provides a firmware refresh device. The firmware refresh device described below and the firmware refresh method described above can refer to each other.

[0122] See also Figure 3 , Figure 3 This is a structural block diagram of a firmware refresh device according to an embodiment of the present invention. The device may include:

[0123] The advanced configuration and power interface status acquisition module 31 is used to acquire the current system advanced configuration and power interface status when detecting that the basic input and output system firmware upgrade in the flash memory is completed;

[0124] The signal state control module 32 is configured to control the auxiliary power signal and the device all power off reservation signal to be in a non-enabled state when determining that the current system advanced configuration and power interface state is the device all power off state, so as to clear the global reset state record;

[0125] The firmware updating module 33 is used to update the upgraded basic input and output system firmware in the flash memory to the synchronous static random access memory when it is detected that the auxiliary power signal and the device all power off retention signal are both in the disabled state.

[0126] As can be seen from the above technical solution, when the BIOS firmware upgrade in the flash memory is detected to be complete, and when the current system advanced configuration and power interface state is determined to be in the device-all-off state, the auxiliary power signal and the device-all-off-reserved power signal are controlled to be disabled, thereby clearing the global reset state record, further notifying the central processing unit that the auxiliary power signal and the device-all-off-reserved power signal are in the unready state, and notifying the synchronous static random access memory that the BIOS firmware needs to be refreshed from the flash memory. This achieves the effect of a power-off restart without the need to manually unplug the power cord, thereby enabling the BIOS firmware to be upgraded without powering off, saving labor costs and avoiding impacting the system's current operations.

[0127] In a specific embodiment of the present invention, the device may further include:

[0128] The signal conversion module is used to control the auxiliary power signal and the device power-off reservation signal to switch from the disabled state to the enabled state after the upgraded basic input and output system firmware in the flash memory is refreshed to the synchronous static random access memory.

[0129] In a specific embodiment of the present invention, the signal state control module 32 is specifically a module that controls the auxiliary power signal and the device all power off retention signal to be in a low level state;

[0130] The firmware update module 33 is specifically a module that updates the upgraded basic input and output system firmware in the flash memory to the synchronous static random access memory when it detects that the auxiliary power signal and the device all power off retention signal are both in a low level state;

[0131] The signal conversion module is specifically a module that controls the auxiliary power signal and the device all power off retention signal to convert from a low level state to a high level state.

[0132] In a specific embodiment of the present invention, the signal conversion module includes:

[0133] The statistical duration acquisition submodule is used to count the time duration that the auxiliary power signal and the device power-off retention signal are in a low-level state to obtain the statistical duration;

[0134] The level state conversion submodule is used to control the auxiliary power signal and the device power off reservation signal to convert from a low level state to a high level state when the statistical time reaches a preset time.

[0135] In a specific embodiment of the present invention, the device may further include:

[0136] The upgrade flag state conversion module is used to convert the preset upgrade flag from a disabled state to an enabled state after obtaining the current system advanced configuration and power interface state and determining that the current system advanced configuration and power interface state are in a working state.

[0137] In a specific embodiment of the present invention, the device may further include:

[0138] The advanced configuration and power interface status monitoring module is used to monitor the current system advanced configuration and power interface status after the preset upgrade flag is converted from the disabled state to the enabled state;

[0139] The signal state control module 32 is specifically a module that controls the auxiliary power signal and the device all power off reservation signal to be in a disabled state when monitoring that the current system advanced configuration and power interface state are converted from a working state to a device all power off state.

[0140] In a specific embodiment of the present invention, the device may further include:

[0141] An upgrade operation statistics flag state conversion module is configured to convert a preset upgrade operation statistics flag from a disabled state to an enabled state if the current system advanced configuration and power interface states are converted from a fully powered-off state to a working state during the firmware refresh to the synchronous static random access memory;

[0142] The counting result obtaining module is used to count the number of upgrade operations and obtain a counting result.

[0143] In a specific embodiment of the present invention, the signal state control module 32 includes:

[0144] The upgrade operation statistics flag acquisition submodule is used to acquire the upgrade operation statistics flag when it is determined that the current system advanced configuration and power interface status are all devices closed;

[0145] The counting result acquisition submodule is used to obtain the counting result when the upgrade operation statistics flag is enabled;

[0146] The judgment submodule is used to judge whether the counting result is greater than or equal to a preset value;

[0147] The signal state control submodule is used to control the auxiliary power signal and the device power-off retention signal to be in a non-enabled state when it is determined that the counting result is less than a preset value;

[0148] The prompt information output submodule is used to output an upgrade process abnormal prompt information when it is determined that the counting result is greater than or equal to a preset value.

[0149] In a specific embodiment of the present invention, the device may further include:

[0150] The counting result clearing module is used to convert the upgrade flag and the upgrade operation statistics flag from the enabled state to the disabled state and clear the counting result when it is detected that the basic input and output system firmware upgraded in the flash memory is successfully refreshed to the synchronous static random access memory.

[0151] In a specific embodiment of the present invention, the advanced configuration and power interface status acquisition module 31 is a module that acquires the current system advanced configuration and power interface status when detecting that the basic input and output system firmware upgrade in the flash memory is completed by triggering a system management interrupt.

[0152] In a specific embodiment of the present invention, the advanced configuration and power interface status acquisition module 31 is a module that acquires the current system advanced configuration and power interface status when detecting that the baseboard management controller has completed refreshing the new version of the basic input and output system firmware to the flash memory.

[0153] In a specific embodiment of the present invention, the device may further include:

[0154] The operation control module is used to control the server to run based on the refreshed new version of the basic input and output system firmware when it is detected that the current system advanced configuration and power interface status are converted from the device all closed state to the working state.

[0155] Corresponding to the above method embodiment, see Figure 4 , Figure 4 This is a schematic diagram of a firmware refresh device provided by the present invention, which may include:

[0156] Memory 332, for storing computer programs;

[0157] The processor 322 is configured to implement the steps of the firmware refresh method of the above method embodiment when executing a computer program.

[0158] For details, please refer to Figure 5 , Figure 5 This is a schematic diagram of the specific structure of a firmware refresh device provided in this embodiment. The firmware refresh device may vary significantly due to different configurations or performance. It may include a processor (central processing unit, CPU) 322 (for example, one or more processors) and a memory 332. The memory 332 stores one or more computer programs 342 or data 344. The memory 332 can be a temporary storage or a permanent storage. The program stored in the memory 332 may include one or more modules (not shown in the figure), each of which may include a series of instruction operations in the data processing device. Furthermore, the processor 322 can be configured to communicate with the memory 332 to execute the series of instruction operations in the memory 332 on the firmware refresh device 301.

[0159] The firmware flashing device 301 may further include one or more power supplies 326 , one or more wired or wireless network interfaces 350 , one or more input and output interfaces 358 , and / or one or more operating systems 341 .

[0160] The steps in the firmware refreshing method described above can be implemented by the structure of a firmware refreshing device.

[0161] Corresponding to the above method embodiment, the present invention further provides a computer-readable storage medium, on which a computer program is stored. When the computer program is executed by a processor, the following steps can be implemented:

[0162] When it is detected that the basic input and output system firmware in the flash memory is upgraded, the current system advanced configuration and power interface status is obtained; when it is determined that the current system advanced configuration and power interface status is the device-all-power-off state, the auxiliary power signal and the device-all-power-off retention signal are controlled to be in a non-enabled state to clear the global reset state record; when it is detected that the auxiliary power signal and the device-all-power-off retention signal are both in a non-enabled state, the upgraded basic input and output system firmware in the flash memory is refreshed to the synchronous static random access memory.

[0163] The computer-readable storage medium may include: a USB flash drive, a mobile hard disk, a read-only memory (ROM), a random access memory (RAM), a magnetic disk, or an optical disk, etc., which can store program codes.

[0164] For an introduction to the computer-readable storage medium provided by the present invention, please refer to the above method embodiment, and the present invention will not elaborate on it here.

[0165] Corresponding to the above method embodiment, the present invention further provides a computer program product, including a computer program, which implements the steps of the above firmware refresh method when executed by a processor.

[0166] The various embodiments in this specification are described in a progressive manner, with each embodiment focusing on its differences from the other embodiments. References to the same or similar portions of the various embodiments will be sufficient. The devices, computer-readable storage media, and computer program products disclosed in the embodiments correspond to the methods disclosed in the embodiments, so their descriptions are relatively brief. For relevant details, refer to the method descriptions.

[0167] This document uses specific examples to illustrate the principles and implementation methods of the present invention. The description of the above embodiments is only intended to help understand the technical solutions and core concepts of the present invention. It should be noted that those skilled in the art can make various improvements and modifications to the present invention without departing from the principles of the present invention, and such improvements and modifications also fall within the scope of protection of the present invention.

Claims

1. A firmware refresh method, characterized in that: include: detecting the version information of the basic input / output system firmware in the flash memory at a preset time interval or in real time to obtain first basic input / output system firmware version information; Obtaining pre-stored second basic input and output system firmware version information; determining whether the first basic input / output system firmware version information is consistent with the second basic input / output system firmware version information; If they are inconsistent, it is determined that the basic input and output system firmware upgrade in the flash memory is complete, and the current system advanced configuration and power interface status are obtained; When it is determined that the current system advanced configuration and power interface state is a device-all-off state, controlling the auxiliary power signal and the device-all-off power retention signal to be in a non-enabled state to clear the global reset state record; When it is detected that the auxiliary power signal and the device all power off reservation signal are both in the disabled state, refreshing the upgraded basic input and output system firmware in the flash memory to the synchronous static random access memory; The auxiliary power signal and the device all power off retention signal are controlled to switch from the disabled state to the enabled state.

2. The firmware updating method according to claim 1, wherein: Controls the auxiliary power signal and the device power-off retention signal to a disabled state, including: Controlling the auxiliary power signal and the device to completely shut down and retain the power signal to a low level state; Accordingly, when it is detected that both the auxiliary power signal and the device all power off reservation signal are in the disabled state, refreshing the upgraded basic input and output system firmware in the flash memory to the synchronous static random access memory includes: When it is detected that the auxiliary power signal and the device all power off retention signal are both in a low level state, refreshing the upgraded basic input and output system firmware in the flash memory to the synchronous static random access memory; Accordingly, controlling the auxiliary power signal and the device all power off retention signal to switch from the disabled state to the enabled state includes: The auxiliary power signal and the device all power off retention signal are controlled to switch from a low level state to a high level state.

3. The firmware updating method according to claim 2, wherein: Controlling the auxiliary power signal and the device all power off retention signal to switch from a low level state to a high level state includes: Counting the durations of the auxiliary power signal and the device all power off retention signal being in a low level state to obtain a statistical duration; When the statistical duration reaches a preset duration, the auxiliary power signal and the device all power off retention signal are controlled to switch from a low level state to a high level state.

4. The firmware updating method according to claim 1, wherein: After obtaining the current system advanced configuration and power interface status, it also includes: When it is determined that the current system advanced configuration and power interface status are in the working state, the preset upgrade flag is converted from the disabled state to the enabled state.

5. The firmware updating method according to claim 4, wherein: After the preset upgrade flag is changed from a disabled state to an enabled state, the following steps are further included: Monitoring the current system advanced configuration and power interface status; When it is monitored that the current system advanced configuration and power interface state is converted from the working state to the device all-off state, the step of controlling the auxiliary power signal and the device all-off power retention signal to be in a non-enabled state is executed.

6. The firmware updating method according to claim 5, wherein: Also includes: If the current system advanced configuration and power interface states are changed from the device all-off state to the working state during the firmware update to the synchronous static random access memory, the preset upgrade operation statistics flag is changed from a disabled state to an enabled state; The number of upgrade operations is counted to obtain a counting result.

7. The firmware updating method according to claim 6, wherein: When it is determined that the current system advanced configuration and power interface state is a device-all-off state, controlling the auxiliary power signal and the device-all-off power retention signal to be in a non-enabled state includes: When it is determined that the current system advanced configuration and power interface status is a state where all devices are shut down, obtaining the upgrade operation statistics flag; When the upgrade operation statistics flag is in an enabled state, obtaining the counting result; Determine whether the counting result is greater than or equal to a preset value; If not, executing the step of controlling the auxiliary power signal and the device all power off retention signal to be in a non-enabled state; If so, an abnormal prompt message about the upgrade process will be output.

8. The firmware updating method according to claim 7, wherein: Also includes: When it is detected that the upgraded basic input / output system firmware in the flash memory is refreshed to the synchronous static random access memory successfully, the upgrade flag and the upgrade operation statistics flag are both converted from an enabled state to a disabled state, and the counting result is cleared.

9. The firmware updating method according to claim 1, wherein: When it is detected that the basic input and output system firmware upgrade in the flash memory is completed, the current system advanced configuration and power interface status are obtained, including: When it is detected that the basic input / output system firmware in the flash memory is upgraded by triggering a system management interrupt, the current system advanced configuration and power interface status are obtained.

10. The firmware updating method according to claim 1, wherein: When it is detected that the basic input and output system firmware upgrade in the flash memory is completed, the current system advanced configuration and power interface status are obtained, including: When it is detected that the baseboard management controller has completed refreshing the new version of the basic input and output system firmware to the flash memory, the current system advanced configuration and power interface status are obtained.

11. The firmware updating method according to claim 1, wherein: After refreshing the upgraded basic input / output system firmware in the flash memory to the synchronous static random access memory, the method further includes: When it is detected that the current system advanced configuration and power interface state are converted from the all-device-off state to the working state, the control server runs based on the refreshed new version of the basic input / output system firmware.

12. A firmware refresh device, characterized in that: include: memory for storing computer programs; A processor, configured to implement the steps of the firmware refresh method according to any one of claims 1 to 11 when executing the computer program.

13. A computer-readable storage medium, characterized in that The computer-readable storage medium stores a computer program, which, when executed by a processor, implements the steps of the firmware refresh method according to any one of claims 1 to 11.

14. A computer program product comprising a computer program, characterized in that When the computer program is executed by a processor, the steps of the firmware updating method according to any one of claims 1 to 11 are implemented.

Citation Information

Patent Citations

  • Power management method of CPLD and related device

    CN109933377A

  • Firmware refreshing method and device of basic input and output system and storage medium

    CN118796239A