SSD standby power detection system and method

By designing a power reserve detection system in the SSD disk, and using the power reserve detection circuit and the drain circuit to determine the power reserve status of the PLP module, the problem of not being able to confirm whether the PLP module is properly reserved in the prior art is solved, and intelligent monitoring of the power reserve status of the SSD is achieved, improving system stability and security.

CN119649865APending Publication Date: 2025-03-18成都芯忆联信息技术有限公司
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202411683328.8
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Filing Date
2024-11-22
Publication Date
2025-03-18

AI Technical Summary

Technical Problem

The existing SSD disk cannot confirm whether the PLP module is powered normally, which makes it difficult to determine the root cause when the power failure, which may lead to data loss and incomplete logging.

Method used

An SSD electric power detection system is designed, including a PLP module and a electric power detection control module. The output voltage value of the PLP module is obtained through the electric power detection circuit, and the fuse of the fuse Fuse in the discharge circuit is used to determine whether the PLP module is properly powered.

Benefits of technology

It realizes intelligent, accurate and comprehensive monitoring of the SSD power reserve status, improves the stability and security of the system, and avoids data loss caused by insufficient power reserve.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN119649865A_ABST
    Figure CN119649865A_ABST
Patent Text Reader

Abstract

The invention discloses an SSD standby power detection system and method.The system comprises a PLP module and a standby power detection control module, the PLP module is electrically connected with the standby power detection control module, and the standby power detection control module is used for judging whether the PLP module is in normal standby power or not; the invention further designs a standby power detection method based on the detection circuit, and the method comprises the following steps: obtaining an output voltage value of the PLP module based on the standby power detection circuit; whether the output voltage value is larger than a preset voltage threshold value of the standby power detection circuit is judged, and the standby power detection circuit controls whether the bleeder circuit works or not based on a judgment result; and judging whether the PLP module has normal standby power or not based on the working condition of the bleeder circuit. Compared with the prior art, whether the output voltage of the PLP module is lower than the normal standby power voltage or not is detected through the standby power detection circuit, whether normal standby power exists in the PLP module or not is judged according to the fusing condition of the protective tube in the bleeder circuit, intelligent, accurate and comprehensive monitoring of the standby power state of the SSD is achieved, and the stability and safety of the system are improved.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The present invention relates to the technical field of SSD hard disks, and in particular to an SSD backup power detection system and method. Background Art

[0002] The main components of the SSD include three modules: SOC chip, NAND Flash particles, DDR particles, and the power loss protection (PLP) module that supplies power to these three modules. PLP is mainly composed of power management IC and energy storage capacitors, and adopts the method of "boost charging and buck discharging" to achieve power loss protection. When the external power supply Vin is normal, the power management IC uses its internal boost converter to increase the input power voltage to a high voltage to charge the energy storage capacitor to 31V during the charging phase, and at the same time controls the external power supply to power the SSD. The software periodically polls the energy storage capacitor voltage and records logs when abnormalities occur; when the external power supply is cut off, the power management IC uses its internal buck converter to release the energy stored in the high-voltage capacitor at a lower voltage to supply the SSD to complete the data protection operation and record logs at the same time.

[0003] When the SSD suddenly fails, the PLP has no backup power or the software runs abnormally, which will cause the software to save data without executing or only partially executing the process, resulting in data loss. The log is also not recorded or only partially recorded. In the case of failure that is difficult to reproduce, it is often impossible to confirm whether the root cause is the failure of PLP to properly backup power or the abnormal software operation. Summary of the invention

[0004] The purpose of the present invention is to provide an SSD backup power detection system and method, aiming to solve the problem that the existing SSD disk cannot confirm whether the PLP is normally backed up.

[0005] In order to solve the above technical problems, the purpose of the present invention is achieved through the following technical solutions:

[0006] A first aspect of the present application provides an SSD backup power detection system, including a PLP module and a backup power detection control module, wherein the PLP module is electrically connected to the backup power detection control module, and the backup power detection control module is used to determine whether the PLP module has normal backup power.

[0007] In a possible implementation, the PLP module includes: a power management IC and an energy storage capacitor C1;

[0008] The power input terminal of the power management IC is connected to an external power supply;

[0009] The power output end of the power management IC is connected to the backup power detection control module and the SSD respectively;

[0010] The STR interface of the power management IC is connected to one end of the energy storage capacitor C1;

[0011] The other end of the energy storage capacitor C1 is grounded.

[0012] In a possible implementation, the backup power detection control module includes: a discharge circuit and a backup power detection circuit;

[0013] One end of the discharge circuit is respectively connected to one end of the backup power detection circuit and one end of the energy storage capacitor C1;

[0014] The other end of the discharge circuit is grounded;

[0015] The other end of the backup power detection circuit is connected to the power output end of the power management IC.

[0016] In a possible implementation, the discharge circuit includes: a first resistor R1, a third resistor R3, a fifth resistor R5, a fuse Fuse and an NMOS tube T3;

[0017] One end of the first resistor R1 is connected to one end of the energy storage capacitor C1, and the other end is connected to one end of the third resistor R3 and one end of the fifth resistor R5 respectively;

[0018] The other end of the third resistor R3 is grounded;

[0019] One end of the fifth resistor R5 is connected to the backup power detection circuit, and the other end is connected to the G pole of the NMOS transistor T3;

[0020] The D pole of the NMOS tube T3 is connected to one end of the energy storage capacitor C1;

[0021] The S pole of the NMOS tube T3 is connected to one end of the fuse Fuse;

[0022] The other end of the fuse is grounded.

[0023] In a possible implementation, the backup power detection circuit includes: a second resistor R2, a fourth resistor R4 and a transistor T2;

[0024] One end of the second resistor R2 is connected to the B pole of the transistor T2 and one end of the fourth resistor R4 respectively, and the other end is connected to the power output end of the power management IC;

[0025] The other end of the fourth resistor R4 is grounded;

[0026] The C pole of the transistor T2 is connected to the discharge circuit;

[0027] The E pole of the transistor T2 is grounded.

[0028] A second aspect of the present application provides a backup power detection method, comprising the following steps:

[0029] Obtaining the output voltage value of the PLP module based on the backup power detection circuit;

[0030] Determine whether the output voltage value is greater than a preset voltage threshold of the backup power detection circuit, and the backup power detection circuit controls whether the discharge circuit works based on the determination result;

[0031] Whether the PLP module has normal backup power is determined based on the working condition of the discharge circuit.

[0032] In a possible implementation, the step of determining whether the output voltage value is greater than a preset voltage threshold of the backup power detection circuit, and the backup power detection circuit controlling whether the discharge circuit works based on the determination result includes:

[0033] If the output voltage value is greater than the preset voltage threshold, the backup power detection circuit controls the discharge circuit to not work;

[0034] If the output voltage value is not greater than the preset voltage threshold, the backup power detection circuit controls the discharge circuit to operate.

[0035] In a possible implementation, the step of judging whether the PLP module has normal backup power based on the working condition of the discharge circuit includes:

[0036] If the discharge circuit does not work, the PLP module does not have a backup power action;

[0037] If the discharge circuit works, the PLP module has performed a power backup action. Whether the PLP module performs a normal power backup can be determined based on whether the fuse in the discharge circuit is blown.

[0038] In a possible implementation, the step of judging whether the PLP module is normally backed up according to whether the fuse in the discharge circuit is blown includes:

[0039] If the fuse is not blown, the PLP module is in normal backup mode;

[0040] If the fuse is blown, the PLP module does not have normal backup power.

[0041] In a possible implementation, the preset voltage threshold is 7V.

[0042] The beneficial effects of the present invention compared with the prior art are as follows: the present invention provides an SSD backup power detection system, including a PLP module and a backup power detection control module, the PLP module is electrically connected to the backup power detection control module, the backup power detection control module is used to determine whether the PLP module is in normal backup power; and a backup power detection method is also designed based on the detection circuit, including the following steps: obtaining the output voltage value of the PLP module based on the backup power detection circuit; determining whether the output voltage value is greater than the preset voltage threshold of the backup power detection circuit, the backup power detection circuit controls whether the discharge circuit works based on the determination result; and determining whether the PLP module is in normal backup power based on the working condition of the discharge circuit. Compared with the prior art, the SSD backup power detection system and method designed by the present invention detects whether the output voltage of the PLP module is lower than the normal backup power voltage through the backup power detection circuit, and determines whether the PLP module has normal backup power by using the fusing condition of the fuse in the discharge circuit, thereby realizing intelligent, accurate and comprehensive monitoring of the SSD backup power status and improving the stability and safety of the system. BRIEF DESCRIPTION OF THE DRAWINGS

[0043] In order to more clearly illustrate the technical solutions of the embodiments of the present invention, the accompanying drawings required for use in the description of the embodiments will be briefly introduced below. Obviously, the accompanying drawings described below are some embodiments of the present invention. For ordinary technicians in this field, other accompanying drawings can be obtained based on these accompanying drawings without paying any creative work.

[0044] Figure 1 This is a schematic block diagram of the application scenarios of common SSDs with PLP functions.

[0045] Figure 2 A schematic block diagram of an SSD backup power detection system provided in an embodiment of the present invention;

[0046] Figure 3 A schematic diagram of the circuit principle of the SSD backup power detection system provided by an embodiment of the present invention;

[0047] Figure 4 A schematic diagram of an application scenario of an SSD backup power detection system provided by an embodiment of the present invention;

[0048] Figure 5 Schematic diagram of the process of the backup power detection method provided by the embodiment of the present invention Figure 1 ;

[0049] Figure 6 Schematic diagram of the process of the backup power detection method provided by the embodiment of the present invention Figure 2 ;

[0050] Figure 7 Schematic diagram of the process of the backup power detection method provided by the embodiment of the present invention Figure 3 ;

[0051] Figure 8 Schematic diagram of the process of the backup power detection method provided by the embodiment of the present invention Figure 4 . DETAILED DESCRIPTION

[0052] The following will be combined with the drawings in the embodiments of the present invention to clearly and completely describe the technical solutions in the embodiments of the present invention. Obviously, the described embodiments are part of the embodiments of the present invention, not all of the embodiments. Based on the embodiments of the present invention, all other embodiments obtained by ordinary technicians in this field without creative work are within the scope of protection of the present invention.

[0053] It should be understood that when used in this specification and the appended claims, the terms "include" and "comprises" indicate the presence of described features, integers, steps, operations, elements and / or components, but do not exclude the presence or addition of one or more other features, integers, steps, operations, elements, components and / or combinations thereof.

[0054] It should also be understood that the terms used in this specification of the present invention are only for the purpose of describing specific embodiments and are not intended to limit the present invention. As used in the specification of the present invention and the appended claims, unless the context clearly indicates otherwise, the singular forms "a", "an" and "the" are intended to include plural forms.

[0055] It should be further understood that the term "and / or" used in the present description and the appended claims refers to any and all possible combinations of one or more of the associated listed items, and includes these combinations.

[0056] See also Figure 1 , Figure 1 This is a schematic block diagram of the application scenarios of common existing SSDs with PLP functions. The SSD disk is mainly composed of three modules: SOC chip, NAND Flash particles, DDR particles, and the PLP module that supplies power to these three modules. PLP is mainly composed of power management IC and energy storage capacitors, and adopts the method of "boost charging and buck discharging" to achieve power-off protection. When the external power supply Vin is normal, the power management IC uses its internal boost converter to increase the input power voltage to a high voltage to charge the energy storage capacitor to 31V during the charging phase, and at the same time controls the external power supply to power the SSD disk. The software periodically polls the energy storage capacitor voltage and records logs when abnormalities occur; when the external power supply is cut off, the power management IC uses its internal buck converter to release the energy stored in the high-voltage capacitor at a lower voltage to supply the SSD to complete the data protection operation and record logs at the same time.

[0057] Specifically, when the SSD suddenly fails, the PLP has no backup power or the software runs abnormally, which will cause the software to save data without executing or only partially executing the process, resulting in data loss. The log is also not recorded or only partially recorded. If the fault is difficult to reproduce, it is often impossible to confirm whether the root cause is the failure of the PLP to properly backup power or the abnormal software operation.

[0058] See also Figures 2 to 4 , see Figure 2 As shown, an embodiment of the present invention provides an SSD backup power detection system, including a PLP module 10 and a backup power detection control module 20. The PLP module 10 is electrically connected to the backup power detection control module 20, and the backup power detection control module 20 is used to determine whether the PLP module 10 is normally backed up.

[0059] Specifically, the PLP module 10 is a power-off protection module in a solid-state drive (SSD), and its main function is to provide short-term power support for the SSD when the main power supply is powered off, so as to ensure that the SSD has enough time to complete operations such as data writing and saving, thereby avoiding data loss. The PLP module 10 usually includes an energy storage capacitor or other forms of energy storage devices, which are used to release energy when the main power supply fails to maintain the short-term operation of the SSD. The backup power detection control module 20 is a specially designed circuit or system for monitoring the backup power state of the PLP module 10. The module is connected to the PLP module 10 through an electrical connection, and can obtain the output voltage value of the PLP module 10 in real time. The backup power detection control module 20 contains a preset voltage threshold or judgment logic inside, which is used to compare the obtained output voltage value of the PLP module 10 with the preset threshold, so as to determine whether the PLP module 10 is normally backed up. Through the real-time monitoring of the PLP module 10 by the backup power detection control module 20, the abnormality of the backup power state can be discovered in time, and corresponding protection measures can be taken to avoid problems such as data loss caused by insufficient backup power of the SSD.

[0060] like Figure 2 As shown, the PLP module 10 includes: a power management IC and an energy storage capacitor C1; the power input end of the power management IC is connected to an external power supply; the power output end of the power management IC is respectively connected to the backup power detection control module 20 and the SSD; the STR interface of the power management IC is connected to one end of the energy storage capacitor C1; and the other end of the energy storage capacitor C1 is grounded.

[0061] Specifically, the power input end of the power management IC is connected to an external power supply (such as a server slot power supply, an AC / DC adapter, a battery, etc.) to receive a stable DC power input. The power output end of the power management IC is connected to the backup power detection control module 20 and the SSD respectively. This end outputs a stable power supply processed by the power management IC, which is used to provide power for the backup power detection control module 20 and the SSD. The STR (ENERGY STORAGE) interface of the power management IC is connected to one end of the energy storage capacitor C1 to achieve the storage and release of electric energy. The energy storage capacitor C1 is used to store electric energy when the external power supply is normal, and release electric energy when the external power supply is powered off or abnormal, so as to maintain the normal operation of critical loads such as the SSD. One end of the energy storage capacitor C1 is connected to the STR interface of the power management IC, and the other end is grounded. This connection method ensures that the capacitor can correctly receive and release electric energy.

[0062] like Figure 2 As shown, the backup power detection control module 20 includes: a discharge circuit 22 and a backup power detection circuit 21; one end of the discharge circuit 22 is respectively connected to one end of the backup power detection circuit 21 and one end of the energy storage capacitor C1; the other end of the discharge circuit 22 is grounded; the other end of the backup power detection circuit 21 is connected to the power output end of the power management IC.

[0063] Specifically, the discharge circuit 22 is used to release the residual energy in the energy storage capacitor C1 when the PLP module 10 fails to back up the power normally. This is usually achieved by blowing the fuse or the like to indicate the abnormality of the back-up power state. The back-up power detection circuit 21 is responsible for monitoring the output voltage value of the PLP module 10 and comparing it with a preset voltage threshold. If the output voltage value is lower than the threshold, the back-up power detection circuit 21 will trigger a corresponding signal to control the operation of the discharge circuit 22.

[0064] like Figure 3 As shown, the discharge circuit 22 includes: a first resistor R1, a third resistor R3, a fifth resistor R5, a fuse Fuse and an NMOS tube T3; one end of the first resistor R1 is connected to one end of the energy storage capacitor C1, and the other end is respectively connected to one end of the third resistor R3 and one end of the fifth resistor R5; the other end of the third resistor R3 is grounded; one end of the fifth resistor R5 is connected to the backup power detection circuit 21, and the other end is connected to the G pole of the NMOS tube T3; the D pole of the NMOS tube T3 is connected to one end of the energy storage capacitor C1; the S pole of the NMOS tube T3 is connected to one end of the fuse Fuse; the other end of the fuse Fuse is grounded.

[0065] Specifically, the NMOS transistor T3 is a key component of the discharge circuit 22, and the key parameters of this component are: NMOS transistor T3: VGS: -20V~20V, VGS(th): 1.0V~2.5V.

[0066] Discharge circuit 22 circuit, T3 uses the G pole voltage signal to control T3 to open and close:

[0067] When the G pole of T3 is shorted to the ground at 0V, the VGS of T3 = 0V, which is less than the turn-on voltage VGS(th) of T3, and T3 is turned off. The D and S of T3 are not conducting, the energy storage capacitor C1 is not discharged, and there is no current on the fuse Fuse; when the G pole of T3 is Vcap / 2, the VGS of T3 = Vcap / 2, and before the energy storage capacitor Vcap discharges and drops to 5V (VGS = 5 / 2 = 2.5V), it can be greater than the maximum turn-on voltage VGS(th) of T3, and T3 is turned on. The D and S of T3 are conducting, and the energy storage capacitor C1 begins to discharge through the fuse Fuse.

[0068] like Figure 3 As shown, the backup power detection circuit 21 includes: a second resistor R2, a fourth resistor R4 and a transistor T2; one end of the second resistor R2 is respectively connected to the B pole of the transistor T2 and one end of the fourth resistor R4, and the other end is connected to the power output end of the power management IC; the other end of the fourth resistor R4 is grounded; the C pole of the transistor T2 is connected to the discharge circuit 22; and the E pole of the transistor T2 is grounded.

[0069] Specifically, transistor T2 is a key component of the backup power detection circuit 21, and the key parameters of this component are: transistor T2: Vth = 0.7V. The preset voltage threshold of the backup power detection circuit 21 should be lower than the voltage at the Vout terminal controlled by the PLP module 10 to control the energy storage capacitor C1 to discharge at the step-down voltage, and should not be greater than the minimum voltage required for the normal operation of the SSD. For example, the voltage at the Vout terminal controlled by the PLP module 10 to control the energy storage capacitor C1 to discharge at the step-down voltage is 8.6V, and the minimum voltage required for the normal operation of the SSD is 7V, then the preset voltage threshold can be set to 7V.

[0070] In the backup power detection circuit 21, T2 uses R2 and R4 to divide the voltage on Vout to generate a B-pole voltage signal to control the opening and closing. Since the T2 opening voltage Vth is 0.7V, when the voltage on Vout is higher than 0.7*(R2+R4) / R4=0.7*(18+2) / 2=7V, T2's VBE>0.7V, T2 is turned on, C and E are turned on, and T3's G-pole is shorted to GND to 0V. When the voltage on Vout is lower than 7V, T2's VBE<0.7V, T2 is turned off, C and E are not turned on, and T3's G-pole voltage is the voltage Vcap on the energy storage capacitor divided by R1 and R3, and the voltage division value is Vcap*R3 / (R1+R3)=Vcap*10 / (10+10)=Vcap / 2.

[0071] The working status of each device in the circuit is summarized as follows:

[0072] Vout Transistor T2 NMOS tube T3 Fuse >7V Open closure No current ≤7V closure Enable (Vcap>5V) There is current

[0073] In summary, the backup power detection system of this embodiment has the following detection results:

[0074] a. When the voltage on Vout is higher than 7V, the backup power detection circuit 21 controls the discharge circuit 22 to stop working, and there is no current on the fuse;

[0075] b. When the voltage on Vout is lower than 7V, the backup power detection circuit 21 controls the discharge circuit 22 to work, and the energy storage capacitor starts to discharge through the fuse to generate current.

[0076] c. When the SSD is powered on, when the Vout voltage rises to 7V, the backup power detection circuit 21 controls the discharge circuit 22 to stop working, and the PLP charges the energy storage capacitor only after Vout continues to rise to 12V. That is, when the PLP is powered on to charge the energy storage capacitor, the discharge circuit 22 is already in a closed and non-working state, which does not affect the charging of the energy storage capacitor.

[0077] See also Figures 5 to 8 , please refer to Figure 5 The embodiment of the present invention also provides a backup power detection method, comprising the following steps:

[0078] S110, obtaining the output voltage value of the PLP module 10 based on the backup power detection circuit 21;

[0079] Specifically, when the backup power detection circuit 21 is working, the output voltage of the PLP module 10 is reduced to a level suitable for the operation of the circuit elements through its internal resistor voltage divider network (such as the second resistor R2 and the fourth resistor R4). Subsequently, the voltage value is transmitted to the base (B pole) of the transistor T2 as a control signal. At the same time, the voltage value can also be read by an external measuring device (such as a digital voltmeter or a multimeter) through a measuring point in the circuit (such as a node connected between the collector C pole of the transistor T2 and the discharge circuit 22) to obtain the actual output voltage value of the PLP module 10.

[0080] S120, judging whether the output voltage value is greater than a preset voltage threshold of the backup power detection circuit 21, and the backup power detection circuit 21 controls whether the discharge circuit 22 works based on the judgment result;

[0081] Specifically, the comparator (i.e., NMOS tube T3) inside the backup power detection circuit 21 compares the output voltage value of the PLP module 10 obtained in step S110 with a preset voltage threshold after voltage division by a resistor voltage divider network (such as the second resistor R2 and the fourth resistor R4). The preset voltage threshold is set according to the backup power requirement of the SSD and the specification parameters of the PLP module 10, and is used to determine whether the PLP module 10 has undergone a backup power action.

[0082] S130 , judging whether the PLP module 10 is backing up normally based on the working condition of the discharge circuit 22 .

[0083] Specifically, the backup power detection circuit 21 controls the working state of the discharge circuit 22 according to the comparison result of step S120. The maintenance personnel can determine whether the PLP module 10 is backing up normally by observing the working condition of the discharge circuit 22 (such as whether the fuse is blown).

[0084] like Figure 6 As shown, in a more specific embodiment, executing step S120 further specifically includes executing steps S121-S122:

[0085] S121, if the output voltage value is greater than the preset voltage threshold, the backup power detection circuit 21 controls the discharge circuit 22 to not work;

[0086] Specifically, when the backup power detection circuit 21 detects that the output voltage value of the PLP module 10 is greater than the preset voltage threshold, this means that the PLP module 10 can normally provide sufficient power support to critical loads such as the SSD, and no backup power action occurs to release the energy in the energy storage capacitor C1. Therefore, the backup power detection circuit 21 does not need to trigger the discharge circuit 22 to release the energy in the energy storage capacitor C1. Instead, it will keep the discharge circuit 22 in an inoperative state to ensure that the energy in the energy storage capacitor C1 is fully utilized when the PLP module 10 undergoes a backup power action, and can be quickly provided to the SSD when needed.

[0087] S122 , if the output voltage value is not greater than the preset voltage threshold, the backup power detection circuit 21 controls the discharge circuit 22 to operate.

[0088] Specifically, when the backup power detection circuit 21 detects that the output voltage value of the PLP module 10 is not greater than the preset voltage threshold, this means that the PLP module 10 has released the energy in the energy storage capacitor C1 to provide sufficient power support for critical loads such as the SSD in order to protect the SSD from damage and prevent data loss or system crash due to insufficient power. In this case, the backup power detection circuit 21 will immediately trigger the discharge circuit 22 to work. The discharge circuit 22 works by turning off the transistor T2 switch to control the opening of the NMOS tube T3 to allow the remaining energy in the energy storage capacitor C1 to be released to the ground through a specific path.

[0089] like Figure 7 As shown, in a more specific embodiment, executing step S130 further specifically includes executing steps S131-S132:

[0090] S131, if the discharge circuit 22 does not work, the PLP module 10 has not performed a backup power operation;

[0091] Specifically, the discharge circuit 22 is in a non-working state, indicating that the PLP module 10 can normally provide sufficient power support to key loads such as SSDs, and there is no need to release the energy in the energy storage capacitor C1, that is, the PLP module 10 belongs to a normal power supply scenario and does not trigger the backup power action.

[0092] S132: If the discharge circuit 22 is working, the PLP module 10 has performed a power backup operation. Whether the PLP module 10 is normally powered on can be determined based on whether the fuse in the discharge circuit 22 is blown.

[0093] Specifically, if the discharge circuit 22 works, it is necessary to further determine whether the fuse in the discharge circuit 22 is blown. The fuse is a protective electrical appliance that will blow to cut off the fault current when the current in the circuit exceeds a specified value to protect the electrical equipment in the circuit from damage.

[0094] like Figure 8 As shown, in a more specific embodiment, executing step S132 further specifically includes executing steps S1321-S1322:

[0095] S1321, if the fuse is not blown, the PLP module 10 is in normal backup mode;

[0096] Specifically, when the external power supply is cut off and the SSD is powered off, the PLP module 10 detects that the voltage on Vout drops to 8.4V, which triggers the PLP module 10 to perform the backup power action, and outputs the 31V voltage on the energy storage capacitor to Vout at a lower voltage of 8.6V to power the SSD until the energy in the energy storage capacitor is exhausted. The PLP module 10 completes the backup power action and the voltage on Vout continues to drop. When the voltage on Vout drops to 7V, the backup power detection circuit 21 controls the discharge circuit 22 to work. The main component in the discharge circuit 22 is the fuse. When the discharge circuit 22 is working, the remaining energy on the energy storage capacitor is discharged to GND through the fuse. Since the remaining energy on the energy storage capacitor is very small at this time, the fuse will not blow, that is, the PLP module 10 is normally backed up.

[0097] S1322: If the fuse is blown, the PLP module 10 does not have normal backup power.

[0098] Specifically, when the external power supply is cut off and the SSD is powered off, the PLP module 10 detects that the voltage on Vout drops to 8.4V, triggering the PLP module 10 to perform the backup power action. However, due to the failure of the PLP module 10, the 31V voltage on the energy storage capacitor C1 cannot be output to Vout at a lower voltage of 8.6V to power the SSD. The energy on the energy storage capacitor is not released, and the voltage on Vout continues to drop. When the voltage on Vout drops to 7V, the backup power detection circuit 21 controls the discharge circuit 22 to work, and discharges the energy on the energy storage capacitor to GND through the fuse Fuse. Since the energy on the energy storage capacitor C1 has not been released before, the fuse will be blown at this time, that is, the PLP module 10 does not have normal backup power.

[0099] In one useful embodiment, the preset voltage threshold is 7V.

[0100] Specifically, T2 uses R2 and R4 to divide the voltage on Vout to generate a B-pole voltage signal to control opening and closing. Since the T2 opening voltage Vth is 0.7V, when the voltage on Vout is higher than 0.7*(R2+R4) / R4=0.7*(18+2) / 2=7V (i.e., the preset voltage threshold), T2's VBE>0.7V, T2 is turned on, C and E are turned on, and T3's G pole is shorted to GND to 0V. When the voltage on Vout is lower than 7V, T2's VBE<0.7V, T2 is turned off, C and E are not turned on, and T3's G pole voltage is the voltage Vcap on the energy storage capacitor divided by R1 and R3, and the voltage division value is Vcap*R3 / (R1+R3)=Vcap*10 / (10+10)=Vcap / 2.

[0101] The above is only a specific implementation of the present application, but the protection scope of the present application is not limited thereto. Any technician familiar with the technical field can easily think of various equivalent modifications or replacements within the technical scope disclosed in the present application, and these modifications or replacements should be included in the protection scope of the present application. Therefore, the protection scope of the present application shall be based on the protection scope of the claims.

Claims

1. An SSD backup power detection system, characterized in that: It includes a PLP module and a backup power detection control module, the PLP module is electrically connected to the backup power detection control module, and the backup power detection control module is used to determine whether the PLP module is normally backed up.

2. The SSD backup power detection system according to claim 1, characterized in that: The PLP module includes: a power management IC and an energy storage capacitor C1; The power input terminal of the power management IC is connected to an external power supply; The power output end of the power management IC is connected to the backup power detection control module and the SSD respectively; The STR interface of the power management IC is connected to one end of the energy storage capacitor C1; The other end of the energy storage capacitor C1 is grounded.

3. The SSD backup power detection system according to claim 2, characterized in that: The backup power detection control module includes: a discharge circuit and a backup power detection circuit; One end of the discharge circuit is respectively connected to one end of the backup power detection circuit and one end of the energy storage capacitor C1; The other end of the discharge circuit is grounded; The other end of the backup power detection circuit is connected to the power output end of the power management IC.

4. The SSD backup power detection system according to claim 3, characterized in that: The discharge circuit includes: a first resistor R1, a third resistor R3, a fifth resistor R5, a fuse Fuse and an NMOS tube T3; One end of the first resistor R1 is connected to one end of the energy storage capacitor C1, and the other end is connected to one end of the third resistor R3 and one end of the fifth resistor R5 respectively; The other end of the third resistor R3 is grounded; One end of the fifth resistor R5 is connected to the backup power detection circuit, and the other end is connected to the G pole of the NMOS transistor T3; The D pole of the NMOS tube T3 is connected to one end of the energy storage capacitor C1; The S pole of the NMOS tube T3 is connected to one end of the fuse Fuse; The other end of the fuse is grounded.

5. The SSD backup power detection system according to claim 4, characterized in that: The backup power detection circuit includes: a second resistor R2, a fourth resistor R4 and a transistor T2; One end of the second resistor R2 is connected to the B pole of the transistor T2 and one end of the fourth resistor R4 respectively, and the other end is connected to the power output end of the power management IC; The other end of the fourth resistor R4 is grounded; The C pole of the transistor T2 is connected to the discharge circuit; The E pole of the transistor T2 is grounded.

6. A backup power detection method, characterized in that: The following steps are involved: Obtaining the output voltage value of the PLP module based on the backup power detection circuit; Determine whether the output voltage value is greater than a preset voltage threshold of the backup power detection circuit, and the backup power detection circuit controls whether the discharge circuit works based on the determination result; Whether the PLP module has normal backup power is determined based on the working condition of the discharge circuit.

7. The backup power detection method according to claim 6, characterized in that: The step of judging whether the output voltage value is greater than a preset voltage threshold of the backup power detection circuit, and the backup power detection circuit controlling whether the discharge circuit works based on the judgment result comprises: If the output voltage value is greater than the preset voltage threshold, the backup power detection circuit controls the discharge circuit to not work; If the output voltage value is not greater than the preset voltage threshold, the backup power detection circuit controls the discharge circuit to operate.

8. The backup power detection method according to claim 6, characterized in that: The step of judging whether the PLP module has normal backup power based on the working condition of the discharge circuit comprises: If the discharge circuit does not work, the PLP module does not have a backup power action; If the discharge circuit works, the PLP module has performed a power backup action. Whether the PLP module performs a normal power backup can be determined based on whether the fuse in the discharge circuit is blown.

9. The backup power detection method according to claim 8, characterized in that: The step of judging whether the PLP module is in normal backup power according to whether the fuse in the discharge circuit is blown comprises: If the fuse is not blown, the PLP module is in normal backup mode; If the fuse is blown, the PLP module does not have normal backup power.

10. The backup power detection method according to claim 7, characterized in that: The preset voltage threshold is 7V.