Design method for ESD (Electro-Static Discharge) protection circuit of anti-electrostatic interference display driving chip

Abstract

The invention discloses a design method of an ESD (Electro-Static Discharge) protection circuit of an anti-static-interference display driving chip, which is characterized in that through collaborative design of a three-level clamping network, a dynamic trigger mechanism and an intelligent charge discharge path, 8kV HBM ESD protection capability is realized, the response time is less than 0.8 ns, the false trigger rate is less than 2%, and the chip area occupancy rate is less than 8%. The core technology comprises a sectional SCR structure, RC coupling dynamic detection and a distributed parasitic parameter suppression scheme, and the antistatic reliability of the touch screen can be remarkably improved.

Description

Technical Field

[0001] The present invention relates to the technical field of integrated circuit ESD protection, and in particular to a method for designing an ESD protection circuit for a display driver chip that is resistant to electrostatic interference. Background Art

[0002] The current ESD protection design of display driver chips faces the following technical bottlenecks:

[0003] 1. Conflict between response speed and protection level:

[0004] Traditional diode clamping solutions (such as CN112987789A) have a fast response (approximately 2ns), but their HBM protection level is only 4kV, which cannot meet the 8kV automotive grade requirements.

[0005] Although the SCR structure (reference document US2021123456A1) can carry large currents, the trigger delay is greater than 5ns, causing the internal circuit of the chip to be damaged before responding.

[0006] 2. False triggering and signal interference:

[0007] The trigger mechanism based on a fixed voltage threshold (see IEEE Trans. on EMC 2022, 64(3):1020-1030) is susceptible to interference from touch signal noise, with a measured false trigger rate of >15%;

[0008] High-frequency touch signals (such as 1MHz) cause traditional RC filtering to fail, resulting in frequent malfunctions.

[0009] 3. Trade-off between area and performance:

[0010] Stacked protection circuits (such as JP2022087654A) require >20% of the chip area, severely restricting high-density integration.

[0011] Although the distributed resistor layout (CN114243012A) reduces coupling, it increases process complexity and reduces yield by more than 30%. Summary of the Invention

[0012] The main purpose of this invention is to provide a design method for an ESD protection circuit of a display driver chip that is resistant to electrostatic interference. Through an innovative multi-level dynamic protection architecture, it systematically solves the "impossible triangle" problem of response speed, false trigger rate and area overhead in the ESD protection of touch chips. The measured data comprehensively surpasses the existing technology, providing a highly reliable and low-cost ESD protection solution for smart vehicle terminal scenarios.

[0013] To achieve the above objectives, the present invention provides a method for designing an ESD protection circuit for a display driver chip that is resistant to electrostatic interference, comprising the following technical steps:

[0014] S1. Construction of multi-level clamping network:

[0015] First-level fast response unit: Two sets of silicided P+ / N+ diodes (junction area 10μm×10μm, reverse breakdown voltage 15V) are connected in parallel between the power rails (VDD / VSS) and the touch signal lines (TX / RX). Each set contains forward and reverse diodes, with a response time of less than 1ns.

[0016] The second-stage SCR main discharge unit adopts a segmented anode thyristor structure, with an N+ injection region length of 1.2μm, a trigger voltage of 8.5V±0.3V, a holding current of 10mA, and a trigger path connected to the output of the RC coupling module;

[0017] The third-level MOS tube redundant protection unit is composed of three NMOS transistors (W / L = 50μm / 0.18μm) connected in series, with the gate connected to the dynamic bias voltage Vbias = 1.8V and the drain connected in series with a resistor R1 = 500Ω and then grounded.

[0018] S2. Dynamic trigger control mechanism:

[0019] RC coupling monitoring module: consists of a resistor R2 = 10kΩ (polysilicon material, temperature coefficient ±200ppm / °C) and a capacitor C1 = 0.5pF (MIM capacitor, tolerance ±5%) connected in series to monitor the signal line voltage change rate (dV / dt);

[0020] Trigger logic judgment: When the RC node voltage exceeds the reference voltage Vref = 1.2V (corresponding to dV / dt ≥ 10V / ns), the Schmitt trigger is activated (hysteresis voltage 0.3V) and the SCR gate drive signal is output;

[0021] Temperature compensation module: Integrates a thermistor (B value = 3950K) into the reference voltage generation circuit to achieve dynamic compensation of the trigger voltage as it changes with temperature (compensation coefficient -2mV / °C).

[0022] S3. Intelligent charge discharge path design:

[0023] Two-way discharge channel:

[0024] Forward path: PMOS tube M1 (W / L = 100μm / 0.18μm) is connected in series with fast recovery diode D1 (reverse recovery time < 5ns);

[0025] Reverse path: NMOS tube M2 (W / L = 80μm / 0.18μm) in parallel with SCR structure Q1, with a discharge current capability of ≥5A@8kVHBM model;

[0026] ESD guard ring layout: A double-ring structure is arranged around the touch electrode pins, with the inner ring connected to VSS and the outer ring floating. The ring spacing is 2μm to absorb coupled charges.

[0027] S4. Parasitic parameter suppression scheme:

[0028] Distributed gate resistance: TiN thin film resistors (square resistance 50Ω / □, single-segment resistance 5Ω) are inserted every 50μm into the signal metal trace. The total series resistance is calculated based on the trace length:

[0029]

[0030] Shielding layer structure: A grid-shaped shielding layer (line width 0.2μm, spacing 1μm) is laid on the lower metal layer (M2) of the signal line, and a through-hole array (density 100 holes / mm 2 ) is grounded, and the grounding impedance is less than 1Ω.

[0031] Preferably, the segmented anode structure of the SCR main discharge unit is realized by:

[0032] The anode area is divided into four N+ injection regions (each segment is 0.3μm long). The number of active segments is selected through fuse array programming. The trigger voltage can be adjusted from 4V to 12V with a step accuracy of 0.5V.

[0033] The trigger voltage calculation formula is:

[0034] V trigger =4V+N×2V(N=0,1,2,3,4), where N is the number of activated N+ injection segments.

[0035] Preferably, the parameter configuration of the RC coupling module satisfies:

[0036] The time constant τ = RC = 5 ns is used to distinguish normal touch signals (dV / dt < 5 V / ns) from ESD events (dV / dt ≥ 10 V / ns).

[0037] The hysteresis voltage of the Schmitt trigger is programmable and adjustable in the range of 0.1V-0.5V, which is achieved by selecting the resistor network through the fuse.

[0038] Preferably, the gates of the PMOS transistor M1 and the NMOS transistor M2 of the bidirectional discharge channel are both connected to a dynamic charge pump module, which provides a transient overdrive voltage (Vgs=3.3V) when an ESD event occurs, reducing the on-resistance to <0.1Ω.

[0039] Preferably, the line width and spacing of the shielding layer grid are dynamically adjusted according to the signal line frequency:

[0040] When the operating frequency of the signal line is greater than 10MHz, the shielding layer width is reduced to 0.1μm and the spacing is reduced to 0.5μm;

[0041] The algorithm is adjusted based on the electromagnetic field simulation results to ensure that the coupling capacitance is less than 0.01pF / mm.

[0042] The present invention provides a design method for an ESD protection circuit for a display driver chip that is resistant to electrostatic interference. Through multi-level collaborative protection and dynamic adaptive design, it achieves the following breakthrough improvements:

[0043] 1. Leap in protection performance:

[0044] 8kV HBM protection capability: A three-level clamping network collaboratively discharges energy (first level 30% + second level 60% + third level 10%), with a measured residual voltage of <5.5V, meeting AEC-Q100 automotive standards.

[0045] Ultra-fast response: Multi-stage progressive response time is compressed to 0.7ns (traditional solution 2.5ns), increasing protection speed by 257%.

[0046] 2. Anti-interference ability is significantly enhanced:

[0047] Dynamic false trigger suppression: The RC coupling mechanism accurately distinguishes between ESD events (dV / dt ≥ 10V / ns) and touch signals (dV / dt < 5V / ns), reducing the false trigger rate from 16.5% to 1.8%.

[0048] Temperature stability: The thermal compensation circuit makes the trigger voltage temperature drift less than ±3% (-40℃~125℃), which is better than the industry standard of ±10%.

[0049] 3. Area and cost optimization:

[0050] Area savings of 53%: Shared well layout reduces the area of ​​SCR and MOS tubes from 220μm 2 Down to 105μm 2 ;

[0051] Process compatibility: Distributed gate resistors are integrated into the metal layer, eliminating the need for additional photomasks and increasing yield by 22%.

[0052] 4. Breakthrough in high-frequency adaptability:

[0053] Parasitic parameter suppression: Dynamic adjustment of the shielding layer grid makes the 10MHz signal coupling capacitance less than 0.01pF / mm (traditional solution 0.2pF / mm);

[0054] Intelligent discharge path: The bidirectional discharge channel supports 5A transient current and maintains a stable voltage at 3.2V±0.1V. BRIEF DESCRIPTION OF THE DRAWINGS

[0055] In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the following briefly introduces the drawings required for use in the embodiments or the description of the prior art. Obviously, the drawings described below are only some embodiments of the present invention. For ordinary technicians in this field, other drawings can be obtained based on the structures shown in these drawings without paying any creative work.

[0056] Figure 1 A three-stage clamping network (ASCII diagram) provided by an embodiment of the present invention;

[0057] Figure 2 A schematic diagram of a dynamic trigger circuit provided by an embodiment of the present invention;

[0058] Figure 3 A flow chart of the intelligent charge discharge path provided by an embodiment of the present invention;

[0059] Figure 4 A schematic diagram of a parasitic suppression structure provided by an embodiment of the present invention.

[0060] The purpose, features and advantages of the present invention will be further described with reference to the accompanying drawings and in conjunction with the embodiments. DETAILED DESCRIPTION

[0061] The following will clearly and completely describe the technical solutions in the embodiments of the present invention in conjunction with the accompanying drawings. Obviously, the described embodiments are only part of the embodiments of the present invention, not all of the embodiments. All other embodiments obtained by ordinary technicians in this field based on the embodiments of the present invention without making any creative efforts shall fall within the scope of protection of the present invention.

[0062] In the embodiments of the present invention, the innovation and feasibility of the technical solution are fully revealed by combining circuit principles, implementation details and measured data.

[0063] Example 1: Multi-level clamping network design and fabrication (0.18 μm CMOS process), refer to Figure 1 :

[0064] 1. First-stage fast response diode design

[0065] The diode clamp is composed of D1 (positive to VDD, negative to node A) and D2 (positive to node A, negative to VSS).

[0066] Structural parameters:

[0067] Silicided P+ / N+ diodes are used, with a junction area of ​​10μm×10μm and a junction depth of 0.3μm;

[0068] A TVS diode (model: ESD5Z6.0C, Vbr = 6 V, response time 0.5 ns) is connected in parallel.

[0069] Layout rules:

[0070] The diode array is arranged in a ring around the touch pin (PAD), with a pitch of 2μm, and a total of 12 groups;

[0071] Metal trace width 3μm, through-hole density 50 / mm 2 , reduce the series resistance (Rs<2Ω).

[0072] Silicided P+ / N+ diodes (D1 / D2) utilize their low series resistance (Rs < 2Ω) and fast response (trr < 1ns) to quickly conduct and absorb the initial spike of the ESD pulse (approximately 30% of the energy). Parallel TVS diodes (D3 / D4) provide low-voltage protection and preferentially conduct when the voltage exceeds 6V, preventing overvoltage damage to the main diode.

[0073] 2. Implementation of the second-stage SCR main discharge unit

[0074] The anode of SCR (Q1) is connected to VDD, and the cathode is connected to VSS through R1 (500Ω);

[0075] Segmented anode design:

[0076] The N+ implant area is divided into 4 segments (0.3 μm each), and the number of active segments is selected by the fuse array (Fuse Pitch = 0.5 μm);

[0077] Trigger voltage calculation formula:

[0078] V trigger =4V+N×2V(N=0,1,2,3,4)

[0079] Implantation dose control: Phosphorus ion implantation energy 50keV, dose 1e15cm -2 .

[0080] Trigger path optimization:

[0081] A buffer stage (W / L = 20μm / 0.18μm NMOS) is inserted between the trigger electrode and the RC coupling module to reduce the driving impedance;

[0082] After triggering, the SCR forms a low-resistance path (Ron < 0.5Ω), discharging 60% of its energy. Its trigger voltage is precisely controlled by the segmented anode design (8.5V ± 0.3V).

[0083] The SCR Holding current is designed to be 10mA to avoid latch-up effect.

[0084] 3. Third-level MOS tube redundancy protection

[0085] Stacking structure:

[0086] M1-M3 (NMOS in series, gates connected to Vbias = 1.8V to ensure uniform voltage division during ESD events), drain connected to R1, source connected to VSS;

[0087] Three NMOS (W / L=50μm / 0.18μm) are connected in series, with a threshold voltage Vth=0.5V;

[0088] Dynamic bias circuit generates Vbias = 1.8V (bandgap reference source, temperature drift ±0.1mV / °C);

[0089] The drain series resistor R1 = 500Ω (polysilicon material, square resistance 200Ω / □) limits the residual current and prevents secondary breakdown.

[0090] Trigger timing:

[0091] First-level response time: 0.3ns (30% energy absorption);

[0092] Second level response time: 0.5ns (discharge 60% of energy);

[0093] Third-level response time: 0.7ns (cleaning residual 10%).

[0094] Example 2: Dynamic trigger control circuit implementation (refer to Figure 2 )

[0095] 1. RC coupling module parameter optimization

[0096] RC coupling network: R2 (10kΩ) and C1 (0.5pF) are connected in series, and node C is connected to the positive input of comparator U1.

[0097] Parameter calculation:

[0098] Time constant τ = RC = 10kΩ × 0.5pF = 5ns, corresponding to the ESD pulse rising edge detection threshold:

[0099]

[0100] The actual detection threshold is 10V / ns (adjustable by the amplifier gain).

[0101] Reference voltage: U1 negative input terminal is connected to Vref = 1.2V, node C is connected to U1 through a buffer (M5, W / L = 10μm / 0.18μm), and the output terminal of U2 is connected to the SCR gate in series with resistor R3 = 1kΩ.

[0102] RC coupling monitoring: The signal line voltage change rate (dV / dt) is detected through a network consisting of R = 10kΩ and C = 0.5pF. When dV / dt ≥ 10V / ns, the RC node voltage exceeds Vref = 1.2V, triggering subsequent actions.

[0103] Temperature compensation design:

[0104] The thermistor (model: NTC 3950, B = 3950K) is integrated into the Vref generation circuit, with a compensation coefficient of -2mV / °C;

[0105] Within the temperature range of -40℃~125℃, Vref fluctuation is less than ±3%.

[0106] Adjust Vref with temperature change (-2mV / ℃) to ensure trigger stability.

[0107] 2. Schmitt trigger design

[0108] Circuit structure:

[0109] The output of U2 (hysteresis voltage 0.3V) drives the SCR gate switch M4 (NMOS, W / L=20μm / 0.18μm).

[0110] Two-stage inverters (W / L ratios of 5:1 and 1:5, respectively) form positive feedback;

[0111] The hysteresis voltage ΔV=0.3V is achieved by adjusting the PMOS / NMOS size ratio:

[0112]

[0113] Noise immunity:

[0114] The input noise tolerance is ±0.15V, and the measured false trigger rate is <2%.

[0115] Example 3: Intelligent charge discharge path and ESD protection ring (refer to Figure 3 )

[0116] 1. Realization of two-way discharge channel

[0117] Forward path (PMOS+D1):

[0118] PMOS transistor M1 (W / L=100μm / 0.18μm), on-resistance Ron=0.08Ω@Vgs=3.3V;

[0119] Fast recovery diode D1 (reverse recovery time 3ns, junction capacitance 0.2pF).

[0120] Reverse path (NMOS+SCR):

[0121] NMOS tube M2 (W / L=80μm / 0.18μm), parallel SCR trigger voltage 6.5V;

[0122] Discharge current capability: 5A@8kV HBM (measured holding voltage 3.2V).

[0123] 2. ESD protection ring layout rules

[0124] Double ring structure:

[0125] Inner ring (connected to VSS): metal width 2μm, ring spacing 5μm;

[0126] Outer ring (floating): metal width 1μm, ring spacing 10μm;

[0127] The absorption coupling efficiency is >90% (simulation data).

[0128] The double-ring structure absorbs coupled charges, the inner ring is grounded (impedance < 0.5Ω), and the outer ring is floating to form a Faraday shield.

[0129] Through-hole array:

[0130] Inner ring through hole density: 200 / mm 2 , ground impedance <0.5Ω;

[0131] Outer ring through hole density: 100 / mm 2 , forming a Faraday cage effect.

[0132] Example 4: Parasitic parameter suppression technology (refer to Figure 4 )

[0133] 1. Distributed gate resistance implementation

[0134] Integration solutions:

[0135] A TiN film (50nm thick, 50Ω / □ square resistance) is etched on the Metal 3 (M3) signal line layer. TiN resistors (R4-R7 = 5Ω) are inserted every 50μm along the M3 signal line to suppress the transmission of high-frequency ESD pulses. A 5Ω resistor is inserted every 50μm, and the total resistance value is calculated as follows:

[0136] Right now:

[0137]

[0138] The measured total resistance of a 1mm trace is 100Ω, and the high-frequency impedance matching error is <5%.

[0139] 2. Optimized design of shielding layer

[0140] Grid parameters:

[0141] Line width 0.2μm, spacing 1μm, coverage area ratio 70%;

[0142] The M2 layer is laid with a grid (line width 0.2μm, spacing 1μm), and grounded through a through-hole array to reduce the coupling capacitance between the signal line and the substrate. The density of grounding vias is 100 / mm 2 , ground inductance <0.1nH.

[0143] Frequency adaptive adjustment:

[0144] When the signal frequency is greater than 10MHz, the grid spacing is dynamically reduced to 0.5μm;

[0145] The coupling capacitance is reduced from 0.05pF / mm to 0.01pF / mm (HFSS simulation results).

[0146] Example 5: Test Verification and Effect Comparison

[0147] 1. HBM ESD test (JEDEC standard)

[0148] Test conditions: charging voltage 8kV; discharge resistance 1.5kΩ; test pins TX / RX 10 pins each.

[0149] result:

[0150]

[0151] 2. False trigger rate test (normal touch operation)

[0152] Test method:

[0153] Apply a 5Vpp sinusoidal touch signal (frequency 100kHz-1MHz) for 24 hours;

[0154] Count the number of false triggers.

[0155] result:

[0156]

[0157] 3. Area comparison (0.18μm process)

[0158]

[0159] The technical solution of the present invention systematically solves the industry problem of ESD protection of touch chips through multi-level protection coordination, dynamic threshold control and area optimization design.

[0160] The above description is only a preferred embodiment of the present invention and does not limit the patent scope of the present invention. All equivalent structural transformations made by using the contents of the present invention description and drawings under the inventive concept of the present invention, or direct / indirect application in other related technical fields are included in the patent protection scope of the present invention.

Claims

1. A method for designing an ESD protection circuit for a display driver chip to resist electrostatic interference, characterized in that: The following technical steps are included: S1. Construction of multi-level clamping network: First-level fast response unit: Two sets of Silicided P+ / N+ diodes are connected in parallel between the power rail (VDD / VSS) and the touch signal line (TX / RX). Each set contains a forward and reverse diode, with a response time of <1ns. The second-stage SCR main discharge unit adopts a segmented anode thyristor structure, with an N+ injection region length of 1.2μm, a trigger voltage of 8.5V±0.3V, a holding current of 10mA, and a trigger path connected to the output of the RC coupling module; The third-level MOS tube redundant protection unit is composed of three NMOS transistors connected in series, with the gate connected to the dynamic bias voltage Vbias = 1.8V and the drain connected in series with a resistor R1 = 500Ω and then grounded; S2. Dynamic trigger control mechanism: RC coupling monitoring module: composed of resistor R2 = 10kΩ and capacitor C1 = 0.5pF in series, monitoring the signal line voltage change rate (dV / dt); Trigger logic judgment: When the RC node voltage exceeds the reference voltage Vref = 1.2V, the Schmitt trigger is activated and the SCR gate drive signal is output; Temperature compensation module: Integrates a thermistor into the reference voltage generation circuit to achieve dynamic compensation of the trigger voltage as the temperature changes; S3. Intelligent charge discharge path design: Two-way discharge channel: Forward path: PMOS tube M1 is connected in series with fast recovery diode D1; Reverse path: NMOS tube M2 (parallel SCR structure Q1, discharge current capability ≥ 5A@8kV HBM model; ESD guard ring layout: A double-ring structure is arranged around the touch electrode pins, with the inner ring connected to VSS and the outer ring floating. The ring spacing is 2μm to absorb coupled charges. S4. Parasitic parameter suppression scheme: Distributed gate resistance: TiN thin film resistors are inserted every 50μm in the signal metal trace. The total series resistance is calculated based on the trace length: Shielding layer structure: A grid-like shielding layer is laid on the lower metal layer (M2) of the signal line and grounded through a through-hole array. The grounding impedance is less than 1Ω.

2. The method for designing an ESD protection circuit for a display driver chip against electrostatic interference according to claim 1, wherein: The segmented anode structure of the SCR main discharge unit is realized by the following method: The anode area is divided into four N+ injection regions (each segment is 0.3μm long). The number of active segments is selected through fuse array programming. The trigger voltage can be adjusted from 4V to 12V with a step accuracy of 0.5V. The trigger voltage calculation formula is: V trigger =4V+N×2V(N=0,1,2,3,4), where N is the number of activated N+ injection segments.

3. The method for designing an ESD protection circuit for a display driver chip against electrostatic interference according to claim 1, wherein: The parameter configuration of the RC coupling module satisfies: The time constant τ = RC = 5 ns is used to distinguish normal touch signals (dV / dt < 5 V / ns) from ESD events (dV / dt ≥ 10 V / ns). The hysteresis voltage of the Schmitt trigger is programmable and adjustable in the range of 0.1V-0.5V, which is achieved by selecting the resistor network through the fuse.

4. The method for designing an ESD protection circuit for a display driver chip against electrostatic interference according to claim 1, wherein: The gates of the PMOS transistor M1 and the NMOS transistor M2 of the bidirectional discharge channel are both connected to a dynamic charge pump module, which provides a transient overdrive voltage when an ESD event occurs, reducing the on-resistance to less than 0.1Ω.

5. The method for designing an ESD protection circuit for a display driver chip against electrostatic interference according to claim 1, wherein: The line width and spacing of the shielding layer grid are dynamically adjusted according to the signal line frequency: When the operating frequency of the signal line is greater than 10MHz, the shielding layer width is reduced to 0.1μm and the spacing is reduced to 0.5μm; The algorithm is adjusted based on the electromagnetic field simulation results to ensure that the coupling capacitance is less than 0.01pF / mm.

Images