Satellite communication SoC chip power consumption control method and device

By monitoring the real-time status of satellite communication SoC chips and adjusting the frequency with intelligent clock gating, the power management problem of satellite communication SoC chips under dynamic changes in orbital characteristics and communication services is solved, achieving precise power distribution control and extended lifespan.

CN120980653BActive Publication Date: 2026-05-26SHEN ZHEN MORNSUN ELECTRONICS CO LTD +1
View PDF 2 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
SHEN ZHEN MORNSUN ELECTRONICS CO LTD
Filing Date
2025-09-12
Publication Date
2026-05-26

Smart Images

  • Figure CN120980653B_ABST
    Figure CN120980653B_ABST
Patent Text Reader

Abstract

This invention provides a method and apparatus for power consumption control of a satellite communication SoC chip. The method includes: real-time monitoring of the comprehensive operating parameters of each functional module, calculating power consumption requirements based on satellite orbital characteristics, generating power consumption control commands, performing intelligent clock gating and frequency adjustment operations on the functional modules, and ultimately achieving precise power consumption distribution control. This method can achieve real-time optimized power consumption management based on the dynamic changes of satellite communication services and the periodic characteristics of the orbit, effectively extending the satellite's on-orbit operational life and reducing the overall power consumption level.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] This invention relates to the field of data processing technology, and in particular to a method and apparatus for controlling power consumption of a satellite communication SoC chip. Background Technology

[0002] With the rapid development of satellite communication technology, the integration level of satellite communication SoC chips is constantly improving, with multiple functional modules such as radio frequency transceiver, baseband processing, and digital signal processing integrated into a single chip. However, existing satellite communication SoC chips still use traditional static power control methods for power management, which cannot make real-time adjustments based on the dynamic changes in satellite orbit characteristics and communication services.

[0003] Existing power consumption control methods mainly rely on preset fixed thresholds and static clock management strategies, lacking consideration for the special working environment of satellite communication. This results in the inability to effectively optimize power consumption when satellite orbits change periodically and communication loads fluctuate, causing energy waste and affecting the satellite's on-orbit lifespan. Summary of the Invention

[0004] The main objective of this invention is to solve the technical problems of low accuracy and limited coverage of existing technologies for identifying easily floating objects in power transmission line channels using a single technical means.

[0005] The first aspect of this invention provides a power consumption control method for a satellite communication SoC chip, the power consumption control method for the satellite communication SoC chip comprising:

[0006] Real-time status monitoring of each functional module within the satellite communication SoC chip is performed to obtain comprehensive operating parameters of each functional module;

[0007] Based on the comprehensive operating parameters, the power consumption requirements of each functional module are calculated and analyzed to generate power control instructions that include target power consumption values ​​and power allocation strategies.

[0008] According to the power consumption control instructions, clock gating and frequency adjustment operations are performed on each functional module to obtain a clock control signal that meets the power consumption target;

[0009] The clock control signal is distributed and executed to ensure that each functional module operates within a preset power consumption range.

[0010] Optionally, in a first implementation of the first aspect of the present invention, the real-time status monitoring of each functional module within the satellite communication SoC chip to obtain the comprehensive operating parameters of each functional module includes:

[0011] Real-time status monitoring of each functional module within the satellite communication SoC chip is performed, and the data packet arrival rate of each functional module is sampled and statistically analyzed to obtain traffic load values.

[0012] The occupancy time of the processing units within each functional module is calculated to obtain the percentage of processing unit utilization.

[0013] The timing of handshake signal changes between functional modules is detected to obtain signal timing parameters;

[0014] The traffic load values, processing unit utilization percentages, and signal timing parameters are classified and labeled to generate comprehensive operating parameters that include module working status identifiers.

[0015] Optionally, in a second implementation of the first aspect of the present invention, the step of calculating and analyzing the power consumption requirements of each functional module based on the comprehensive operating parameters to generate a power control instruction containing a target power consumption value and a power allocation strategy includes:

[0016] The comprehensive operating parameters are compared with thresholds to divide each functional module into three working states: high load, medium load, and low load.

[0017] The theoretical power consumption of each functional module is calculated based on the operating state to obtain the baseline power consumption value of each functional module.

[0018] The baseline power consumption values ​​are summed and compared with the system power consumption budget to generate power consumption gap data;

[0019] Based on the power consumption gap data, the baseline power consumption values ​​of each functional module are proportionally adjusted to obtain a power consumption control instruction that includes the target power consumption value and priority ranking.

[0020] Optionally, in a third implementation of the first aspect of the present invention, the step of proportionally adjusting the reference power consumption values ​​of each functional module based on the power consumption gap data to obtain a power consumption control instruction including a target power consumption value and a priority ranking includes:

[0021] The power consumption gap data is judged as positive or negative. When the power consumption gap is positive, it is determined that power consumption needs to be reduced. When the power consumption gap is negative, it is determined that power consumption allocation can be increased.

[0022] The importance of the radio frequency transceiver, baseband processing, data storage, and auxiliary function modules is ranked according to their criticality in satellite communication missions, resulting in a module priority sequence.

[0023] Based on the module priority sequence and power consumption gap data, the baseline power consumption value of each functional module is proportionally scaled and calculated to prioritize the power consumption requirements of high-priority modules, thereby obtaining the adjusted target power consumption value.

[0024] The target power consumption value and the module priority sequence are encoded and combined to generate a power control instruction that includes power allocation data and execution priority.

[0025] Optionally, in a fourth implementation of the first aspect of the present invention, the step of performing clock gating and frequency adjustment operations on each functional module according to the power consumption control instruction to obtain a clock control signal that meets the power consumption target includes:

[0026] Based on satellite orbital position information, the timing of communication beam switching is predicted to obtain beam switching prediction data;

[0027] Based on the beam switching prediction data, the working timing of the radio frequency module and the baseband processing module is planned, and a module activation timing table is generated.

[0028] The clock gating switches of each functional module are controlled according to the power consumption control instructions and the module activation timing table to obtain a timed clock enable signal;

[0029] The clock enable signal is frequency modulated to generate a clock control signal that matches the satellite communication traffic volume and meets the power consumption target.

[0030] Optionally, in a fifth implementation of the first aspect of the present invention, controlling the clock gating switches of each functional module according to the power consumption control instruction and the module activation timing table to obtain a timing-sequential clock enable signal includes:

[0031] The allowable working time of each functional module is calculated based on the target power consumption value in the power consumption control instruction to obtain the module working time parameter;

[0032] Based on the module activation timing table and module working duration parameters, a time window matching calculation is performed to determine the precise start and stop times of each functional module;

[0033] The precise start and stop times are logically encoded to generate digital gating control signals corresponding to each functional module;

[0034] The clock input terminals of each functional module are controlled to be switched on and off according to the digital gating control signal, and clock enable signals are generated according to the timing distribution.

[0035] Optionally, in a sixth implementation of the first aspect of the present invention, the step of distributing and executing the clock control signal to enable each functional module to operate within a preset power consumption range includes:

[0036] The clock signals of each functional module are output in a hierarchical manner according to the power priority in the power allocation instruction, and clock signals are provided to high priority modules first.

[0037] The actual power consumption of each functional module is monitored in real time to obtain the actual power consumption value of the module.

[0038] When the actual power consumption of the module exceeds the target power consumption value in the power allocation instruction, the total power consumption is kept within the set range by reducing the clock frequency of the corresponding functional module or turning off the clock of the low-priority module.

[0039] A second aspect of the present invention provides a power consumption control device for a satellite communication SoC chip, the power consumption control device for the satellite communication SoC chip comprising:

[0040] The status monitoring module is used to monitor the status of each functional module in the satellite communication SoC chip in real time and obtain the comprehensive operating parameters of each functional module.

[0041] The power consumption calculation module is used to calculate and analyze the power consumption requirements of each functional module based on the comprehensive operating parameters, and generate power consumption control instructions that include target power consumption values ​​and power consumption allocation strategies.

[0042] The clock control module is used to perform clock gating and frequency adjustment operations on each functional module according to the power consumption control command, so as to obtain a clock control signal that meets the power consumption target;

[0043] The signal distribution module is used to distribute and execute the clock control signal, so that each functional module operates within a preset power consumption range.

[0044] The aforementioned satellite communication SoC chip power consumption control method and apparatus, by real-time monitoring of the comprehensive operating parameters of each functional module, calculating power consumption requirements based on satellite orbital characteristics, and generating power consumption control commands, performs intelligent clock gating and frequency adjustment operations on the functional modules, ultimately achieving precise power consumption distribution control. This method can achieve real-time optimized power consumption management based on the dynamic changes of satellite communication services and the periodic characteristics of the orbit, effectively extending the satellite's on-orbit operational lifespan and reducing overall power consumption levels.

[0045] Other features and advantages of the invention will be set forth in the description which follows, and will be apparent in part from the description, or may be learned by practicing the invention. The objects and other advantages of the invention are realized and obtained in accordance with the structures particularly pointed out in the description, claims and drawings.

[0046] To make the above-mentioned objects, features and advantages of the present invention more apparent and understandable, preferred embodiments are described below in detail with reference to the accompanying drawings. Attached Figure Description

[0047] Figure 1 This is a schematic diagram of the first embodiment of the satellite communication SoC chip power consumption control method in this invention.

[0048] Figure 2 This is a schematic diagram of a second embodiment of the satellite communication SoC chip power consumption control method in this invention.

[0049] Figure 3 This is a schematic diagram of one embodiment of the power consumption control device for a satellite communication SoC chip in this invention. Detailed Implementation

[0050] To make the objectives, technical solutions, and advantages of the embodiments of the present invention clearer, the technical solutions of the present invention will be clearly and completely described below with reference to the accompanying drawings. Obviously, the described embodiments are only some embodiments of the present invention, not all embodiments. Based on the embodiments of the present invention, all other embodiments obtained by those skilled in the art without creative effort are within the scope of protection of the present invention.

[0051] The terms "comprising" and "having," and any variations thereof, used in the embodiments of this invention are intended to cover non-exclusive inclusion. For example, a process, method, system, product, or device that includes a series of steps or units is not limited to the steps or units listed, but may optionally include other steps or units not listed, or may optionally include other steps or units inherent to these processes, methods, products, or devices.

[0052] To facilitate understanding of this embodiment, a power consumption control method for a satellite communication SoC chip disclosed in this embodiment of the invention will first be described in detail. For example... Figure 1 As shown, this method includes the following steps:

[0053] 101. Perform real-time status monitoring on each functional module within the satellite communication SoC chip to obtain comprehensive operating parameters of each functional module;

[0054] In this embodiment, the real-time status monitoring of each functional module within the satellite communication SoC chip and the acquisition of comprehensive operating parameters for each functional module include: real-time status monitoring of each functional module within the satellite communication SoC chip; sampling and statistically analyzing the data packet arrival rate of each functional module to obtain traffic load values; calculating the occupancy time of the processing units within each functional module to obtain the processing unit utilization percentage; detecting the timing changes of handshake signals between functional modules to obtain signal timing parameters; and classifying and labeling the traffic load values, processing unit utilization percentages, and signal timing parameters to generate comprehensive operating parameters containing module operating status identifiers.

[0055] Specifically, the satellite communication SoC chip includes multiple functional modules such as an RF transceiver module, a baseband processing module, a digital signal processing module, a data storage module, and a control and management module. During monitoring, the data packet arrival rate of the RF transceiver module is first sampled in real time, with a sampling frequency set to once per millisecond. By statistically analyzing the number of data packets received and sent per unit time, the current traffic load value is calculated. For example, when the RF module processes 500 data packets per second, its traffic load value is recorded as 500 packets per second.

[0056] To calculate the utilization rate of the processing unit, a time-slice monitoring method is used. The work cycle of each functional module is divided into several time slices, each with a length of 10 microseconds. Within each time slice, the processing unit is monitored to determine whether it is in an active state. The percentage of processing unit utilization is obtained by calculating the ratio of active time slices to the total number of time slices. For example, if the baseband processing module is active in 75 out of 100 time slices, its utilization rate is 75%.

[0057] In terms of handshake signal timing detection, the main focus is on monitoring changes in the handshake signal during data transmission between modules. The effective transmission time of the handshake signal is measured by detecting the time interval between the rising and falling edges of the signal. When the handshake signal changes from low to high, the start time is recorded; when the signal returns to low, the end time is recorded. The difference between these two times is the signal timing parameter. Under normal circumstances, the effective transmission time of the handshake signal should be controlled at the nanosecond level.

[0058] After acquiring the three types of raw data mentioned above, the data is categorized and labeled. Traffic load values ​​are recorded directly as numerical values, processing unit utilization is saved as a percentage, and signal timing parameters are labeled in time units. Monitoring data from each functional module is appended with a timestamp and module identifier, forming a complete data record. By establishing a data labeling system, the radio frequency module is labeled RF, the baseband processing module is labeled BP, the digital signal processing module is labeled DSP, the data storage module is labeled MEM, and the control and management module is labeled CTRL. The entire monitoring process employs a combination of hardware interrupts and software polling to ensure the real-time performance and accuracy of data acquisition, ultimately generating comprehensive operating parameters that include the working status identifiers of each module.

[0059] 102. Calculate and analyze the power consumption requirements of each functional module based on the comprehensive operating parameters, and generate a power consumption control instruction that includes the target power consumption value and power consumption allocation strategy;

[0060] In this embodiment, the step of calculating and analyzing the power consumption requirements of each functional module based on the comprehensive operating parameters to generate a power control instruction containing a target power consumption value and a power allocation strategy includes: performing a threshold comparison operation on the comprehensive operating parameters to divide each functional module into three working states: high load, medium load, and low load; calculating the theoretical power consumption of each functional module based on the working state to obtain a baseline power consumption value for each functional module; summing the baseline power consumption values ​​and comparing them with the system power budget to generate power deficit data; and proportionally adjusting the baseline power consumption values ​​of each functional module based on the power deficit data to obtain a power control instruction containing a target power consumption value and a priority ranking.

[0061] Specifically, a multi-dimensional evaluation algorithm is used to analyze the comprehensive operating parameters when performing threshold comparison calculations. First, a load evaluation matrix is ​​established, using traffic load, processing unit utilization percentage, and signal timing parameters as three evaluation dimensions. A weighted summation method is used to calculate the comprehensive load index for each functional module, with traffic load weighted at 0.4, processing unit utilization at 0.4, and signal timing parameters at 0.2. A comprehensive load index greater than 0.7 is considered a high load state, between 0.3 and 0.7 a medium load state, and less than 0.3 a low load state.

[0062] In the theoretical power consumption calculation, a dynamic power consumption model is used to estimate the power consumption of each functional module. Dynamic power consumption is calculated based on the module's current operating frequency, voltage level, and activity factor, while also considering the impact of static leakage power consumption. For the RF transceiver module, its power consumption is mainly contributed by the power amplifier and mixer, and is calculated based on signal strength and modulation complexity. The power consumption of the baseband processing module is related to the amount of data processed and the algorithm complexity, and is estimated by statistically analyzing the number of instruction executions and the frequency of multiplication operations. The digital signal processing module uses a power consumption model based on operand statistics, calculating power requirements based on the filter order and the number of transform points.

[0063] Power consumption budget management employs a tiered budget allocation strategy. The upper limit of the power consumption budget is dynamically adjusted based on the satellite's current battery power and solar panel output. During periods of ample sunlight, the power consumption budget can be appropriately relaxed, while power consumption is strictly controlled during shadow periods or when battery levels are low. A power consumption budget database is established to record historical power consumption data for different orbital positions and time periods, and a sliding window averaging method is used to predict future power consumption requirements.

[0064] When the sum of the baseline power consumption values ​​differs from the power consumption budget, an intelligent adjustment algorithm is activated. If power consumption exceeds the budget, a tiered reduction strategy is adopted. First, power consumption is limited for non-critical modules, and then the power allocation ratio of each module is adjusted according to the priority of communication tasks. The adjustment process uses an iterative optimization algorithm, recalculating the total power consumption after each adjustment until the budget constraint is met. If power consumption is lower than the budget, the power allocation of critical modules is appropriately increased based on performance improvement requirements. The final generated power control command includes the target power consumption value, adjustment range, and execution timing for each module, ensuring the accuracy and real-time performance of power control.

[0065] Furthermore, the step of proportionally adjusting the baseline power consumption values ​​of each functional module based on the power consumption gap data to obtain a power control instruction containing a target power consumption value and a priority ranking includes: determining whether the power consumption gap data is positive or negative; determining that power consumption needs to be reduced when the power consumption gap is positive and that power consumption allocation can be increased when the power consumption gap is negative; ranking the importance of radio frequency transceiver, baseband processing, data storage, and auxiliary functional modules according to the criticality of the satellite communication mission to obtain a module priority sequence; scaling the baseline power consumption value of each functional module proportionally based on the module priority sequence and the power consumption gap data, prioritizing the power consumption requirements of high-priority modules to obtain an adjusted target power consumption value; and encoding and combining the target power consumption value and the module priority sequence to generate a power control instruction containing power allocation data and execution priority.

[0066] Specifically, in the process of determining the power consumption gap, a numerical comparison algorithm is used to determine the direction of adjustment. When the difference between the total baseline power consumption and the power consumption budget is greater than zero, it indicates that the current power consumption demand exceeds the budget limit, and a power reduction strategy needs to be initiated. When the difference is less than zero, it indicates that there is remaining space in the power consumption budget, and it is possible to consider increasing the power allocation of key modules to improve communication performance. The absolute value of the gap determines the urgency and magnitude of the adjustment.

[0067] In prioritizing modules based on their criticality to the satellite communication link, a hierarchical priority system is established. The radio frequency transceiver module, as the core of the communication link, directly affects the quality of signal reception and transmission and is therefore assigned the highest priority. The baseband processing module, responsible for signal modulation, demodulation, and encoding / decoding, significantly impacts communication quality and is assigned the second priority. The digital signal processing module performs auxiliary processing functions such as signal filtering and frequency domain transformation and is assigned the third priority. Auxiliary modules such as data storage and control / management modules are assigned the fourth priority. This prioritization ensures that core communication functions are guaranteed to operate normally under power constraints.

[0068] During the scaling calculation process, a progressive adjustment algorithm is used to adjust the power consumption of each module. When power consumption needs to be reduced, the ratio of the total deficit to the current total power consumption is first calculated, and then different reduction coefficients are determined according to the module priority. The reduction coefficient for the highest priority module is set to 0.05, meaning a maximum reduction of 5% in power consumption. The reduction coefficient for the second priority module is 0.1, the third priority is 0.15, and the lowest priority is 0.2. The power consumption reduction amount for each module is obtained by multiplying the baseline power consumption value by the corresponding reduction coefficient. If a single reduction cannot meet the total deficit requirement, multiple rounds of iterative adjustment are performed, and the remaining deficit is recalculated after each round of adjustment until the budget constraint is met.

[0069] When there is remaining power budget, a performance-priority improvement strategy is adopted. Based on the performance requirements of the current communication task, additional power is allocated to the RF transceiver module and the baseband processing module to improve signal processing capabilities and communication quality. The allocation ratio of the remaining power is determined according to the performance improvement potential of each module: the RF module receives 40% of the remaining power, the baseband processing module receives 30%, and the remaining 30% is allocated to the other modules as needed.

[0070] During the encoding and assembly phase, the adjusted target power consumption value and priority sequence are structurally encapsulated. Each power control instruction includes information such as module identifier, target power consumption value, adjustment range, execution priority, and timeliness indicator. By establishing a standardized instruction format, it is ensured that the subsequent clock control module can accurately parse and execute power adjustment operations.

[0071] 103. Perform clock gating and frequency adjustment operations on each functional module according to the power consumption control instructions to obtain a clock control signal that meets the power consumption target;

[0072] In this embodiment, specifically during the power consumption command parsing stage, the target operating frequency of each module is determined by querying a pre-established power consumption frequency correspondence table. The clock frequencies corresponding to the RF transceiver module at different power consumption levels are 800 MHz, 500 MHz, and 200 MHz, respectively. The corresponding frequencies for the baseband processing module are 600 MHz, 400 MHz, and 150 MHz. The frequency range for the digital signal processing module is 400 MHz, 250 MHz, and 100 MHz. The corresponding clock frequency is accurately calculated based on the target power consumption value using a linear interpolation algorithm.

[0073] In orbit prediction processing, future communication windows are predicted by combining the satellite's current position and orbital parameters. When the satellite enters the ground station's visible range, the radio frequency module needs to be activated in advance to acquire signals. After the satellite leaves the visible range, the corresponding communication modules can be shut down to save power. Based on orbital mechanics calculations, an activation timing table containing the start and stop times of each functional module is generated.

[0074] The clock gating control employs a precise timing matching algorithm. Based on the activation timing table, the operating time window for each module is determined, and the module clock is completely shut off during non-operating periods to eliminate static power consumption. The gating control signal is generated using digital logic, achieving precise control of the clock signal through AND and OR gate circuits. When a module needs to be activated, the gating signal is set high to allow the clock to pass; when the module is idle, the gating signal is set low to block clock transmission.

[0075] Frequency modulation processing employs phase-locked loop (PLL) technology to dynamically adjust the clock frequency. By adjusting the division ratio and multiplication factor, the reference clock is adjusted to the target frequency. The adjustment process uses a gradual frequency conversion strategy to avoid impacting the modules due to sudden frequency changes. The final generated clock control signal includes frequency information, enable status, and phase synchronization signals, ensuring stable operation of each functional module within the preset power consumption range.

[0076] 104. Distribute and execute the clock control signal to ensure that each functional module operates within a preset power consumption range.

[0077] In this embodiment, distributing and executing the clock control signal to enable each functional module to operate within a preset power consumption range includes: grading the clock signals of each functional module according to the power consumption priority in the power consumption allocation instruction, prioritizing the provision of clock signals to high-priority modules; monitoring the actual power consumption of each functional module in real time to obtain the actual power consumption value of the module; and maintaining the total power consumption within a set range by reducing the clock frequency of the corresponding functional module or shutting down the clock of low-priority modules when the actual power consumption value of the module exceeds the target power consumption value in the power consumption allocation instruction.

[0078] Specifically, in the hierarchical clock signal output process, a multi-channel clock distribution tree structure is used to implement priority control. The clock distribution controller establishes a distribution queue based on power consumption priority sequence, with the RF transceiver module receiving clock signal allocation first as the highest priority. The distribution process uses a time-slice round-robin algorithm, granting higher-priority modules longer time slices and more frequent scheduling opportunities. When clock resources are scarce, a priority preemption mechanism ensures that the clock supply to critical modules is not affected. The distribution controller has a built-in buffer mechanism that queues multiple modules according to their priority when they request clock signals simultaneously.

[0079] Actual power consumption monitoring employs a dedicated power sensor network for accurate measurement. Current and voltage sensors are installed at the power input of each functional module, and instantaneous power consumption is calculated through real-time sampling. The sampling frequency is set to once per microsecond to ensure the capture of rapid changes in power consumption. Power consumption data is transmitted to the power management controller via a dedicated monitoring bus, avoiding interference with the main data path. The monitoring controller filters the collected power consumption data to remove high-frequency noise and transient peaks, obtaining a stable average power consumption value.

[0080] When the actual power consumption exceeds the target value, an adaptive adjustment mechanism is activated. The adjustment algorithm first calculates the power consumption deviation and the deviation percentage. When the deviation exceeds 10%, an emergency adjustment mode is triggered. In emergency mode, the clock frequency of the module exceeding the standard is immediately reduced, with the reduction amount determined according to the degree of deviation, up to a maximum of 70% of the target frequency. At the same time, it checks whether there are any low-priority modules that can be temporarily shut down, prioritizing the shutdown of clock supplies to auxiliary function modules and non-critical processing modules.

[0081] The adjustment process employs a closed-loop feedback control strategy. After each adjustment, the module power consumption is remeasured, the adjustment effect is calculated, and it is determined whether further adjustment is needed. If a single adjustment fails to bring the power consumption back to the target range, multiple rounds of iterative adjustment are performed. To avoid frequent adjustments affecting module stability, a minimum adjustment interval of 100 milliseconds is set. During the adjustment process, the power consumption change trajectory of each module is recorded in real time to provide data support for subsequent optimization.

[0082] A complete status feedback mechanism is established during the distribution execution phase. The clock distribution controller continuously monitors the clock reception status and power consumption changes of each module, recording the current operating status of each module through a status register. When a module is downclocked or shut down due to power consumption control, it automatically notifies related modules to make corresponding adjustments, ensuring that the collaborative operation between modules is not affected. The entire distribution execution process adopts hardware and software collaborative control, with hardware responsible for rapid response and precise control, and software responsible for complex logic judgment and optimization strategy execution.

[0083] In this embodiment, by real-time monitoring of the comprehensive operating parameters of each functional module, combined with the satellite's orbital characteristics, power consumption requirements are calculated and power consumption control commands are generated. Intelligent clock gating and frequency adjustment operations are then performed on the functional modules, ultimately achieving precise power consumption distribution control. This method can achieve real-time optimized power consumption management based on the dynamic changes of satellite communication services and the periodic characteristics of the orbit, effectively extending the satellite's on-orbit operational lifespan and reducing overall power consumption levels.

[0084] Please see Figure 2 Another embodiment of the power consumption control method for satellite communication SoC chips in this application includes:

[0085] 201. Perform real-time status monitoring on each functional module within the satellite communication SoC chip to obtain comprehensive operating parameters of each functional module;

[0086] 202. Calculate and analyze the power consumption requirements of each functional module based on the comprehensive operating parameters, and generate a power consumption control instruction that includes the target power consumption value and power consumption allocation strategy;

[0087] In this embodiment, steps 201-202 are similar to steps 101-102 in the first embodiment, and will not be described again here.

[0088] 203. Based on the satellite orbital position information, the communication beam switching timing is predicted to obtain beam switching prediction data;

[0089] In this embodiment, the satellite orbit prediction employs a multi-source data fusion prediction algorithm to achieve high-precision beam switching control. First, the satellite's current orbital parameters are acquired, including key data such as orbital altitude, inclination, eccentricity, and right ascension of the ascending node. Position correction is performed by reading real-time position information provided by the onboard GPS receiver and combining it with orbital data uploaded from ground control stations. The prediction algorithm uses a numerical integration method to calculate the satellite's future orbital position, considering the effects of perturbations such as Earth's gravitational field inhomogeneity, atmospheric drag, and solar radiation pressure.

[0090] Beam switching timing prediction is based on a ground station visibility analysis algorithm. By calculating the changes in elevation and azimuth angles between the satellite and various ground stations, the start and end times of the communication window are determined. Communication links are established when the elevation angle is greater than 10 degrees and terminated when it is less than 5 degrees. The prediction algorithm can anticipate beam switching events 300 seconds in advance, providing sufficient preparation time for power consumption control.

[0091] In multi-beam systems, beam pointing changes are predicted based on ground coverage requirements and user distribution. A dynamic beam scheduling algorithm is employed, comprehensively considering factors such as user priority, service type, and link quality. Communication requests from high-priority users receive priority beam resource allocation, and emergency communication services can preempt beam time from ordinary services. The predicted data includes information such as the activation time, duration, power level, and frequency configuration of each beam.

[0092] Beam switching prediction also considers the impact of satellite attitude changes on antenna pointing. By analyzing historical attitude control data and the current attitude state, it predicts the impact of attitude adjustments on beam pointing accuracy. When an attitude deviation is predicted to potentially affect communication quality, beam parameters are adjusted in advance or the system switches to a backup beam. The prediction algorithm employs Kalman filtering technology to estimate the state of various uncertainties, thereby improving prediction accuracy.

[0093] The generated beam switching prediction data is organized in a time-series format, including absolute timestamps, relative time offsets, beam identifiers, switching types, and related parameters. The prediction data is transmitted to each functional module via a dedicated data bus, providing timing references for power consumption control of the RF module, baseband processing module, and signal processing module. The entire prediction process runs in a background task mode within the satellite computer, updating the prediction results every 60 seconds to ensure the real-time performance and accuracy of the prediction data.

[0094] 204. Based on the beam switching prediction data, plan the working timing of the radio frequency module and the baseband processing module, and generate a module activation timing table;

[0095] In this embodiment, a hierarchical cascaded scheduling algorithm is used to coordinate the control of the RF module and the baseband processing module during the operation timing planning. Based on beam switching prediction data, the time distribution and overlap of each communication window are first analyzed. The activation timing of the RF module needs to consider signal acquisition and locking time; the warm-up start-up time can be set to 20 to 40 seconds, which takes into account the thermal stability requirements and frequency locking characteristics of the RF devices. The activation timing of the baseband processing module is determined based on data processing requirements and caching strategies; the start-up delay can be set to 10 to 20 seconds, mainly based on the initialization time and memory loading requirements of the digital signal processor.

[0096] During timing planning, a dependency graph between modules is established to clarify the startup order and time constraints of each module. The local oscillator circuit in the RF module, as the basic clock source, needs to be activated first; its warm-up time can be set to 15 to 25 seconds because the crystal oscillator needs sufficient time to reach a temperature stable state to ensure frequency accuracy. The warm-up time for the power amplifier and low-noise amplifier can be configured to 8 to 15 seconds, mainly considering the conduction characteristics and temperature drift control of the semiconductor devices. The mixer and filter circuits can be activated 3 to 8 seconds before signal acquisition, determined based on circuit response time and signal setup requirements.

[0097] In multi-beam parallel operation scenarios, resource sharing and time-division multiplexing strategies are employed to optimize timing. When the operating times of multiple beams overlap, the resource allocation order is determined by beam priority and service importance. The time slice length can be set from 50 to 200 milliseconds, and this parameter needs to strike a balance between handover overhead and response latency. High-priority beams can exclusively occupy radio frequency resources, while low-priority beams share resources using a time-division multiplexing approach.

[0098] The module activation timing table is stored in a structured data format, with timestamp accuracy reaching milliseconds or higher. Accuracy selection must consider control complexity and practical requirements. To address orbit prediction errors and unforeseen events, timing planning also includes a fault-tolerance mechanism. When the actual beam switching time deviates from the predicted time by more than a preset threshold, such as within the range of 3 to 10 seconds, a timing correction algorithm is automatically triggered. The setting of this threshold requires a comprehensive consideration of orbit prediction accuracy and system responsiveness.

[0099] 205. Control the clock gating switches of each functional module according to the power consumption control instructions and module activation timing table to obtain a timed clock enable signal;

[0100] In this embodiment, controlling the clock gating switches of each functional module according to the power consumption control command and the module activation timing table to obtain a timed clock enable signal includes: calculating the allowable working time of each functional module according to the target power consumption value in the power consumption control command to obtain the module working duration parameter; performing time window matching calculation according to the module activation timing table and the module working duration parameter to determine the precise start and stop time of each functional module; performing logical encoding processing on the precise start and stop time to generate a digital gating control signal corresponding to each functional module; and controlling the on / off state of the clock input terminal of each functional module according to the digital gating control signal to generate a time-sequentially allocated clock enable signal.

[0101] Specifically, during the module operating time calculation, a power consumption-time mapping algorithm is used to establish the correspondence between the target power consumption value and the allowable operating time. Based on the power consumption characteristic curves of each functional module, the maximum continuous operating time under a given power consumption constraint is calculated. For example, the continuous operating time of the RF module in high-power mode can be limited to 120 to 180 seconds, with this time range primarily considering thermal management requirements and device lifespan protection. The operating time parameter of the baseband processing module can be set to 200 to 300 seconds, determined based on the thermal design power and heat dissipation capability of the digital processor. By establishing a lookup table between power consumption and operating time, rapid parameter conversion and calculation are achieved.

[0102] The time window matching operation employs a dynamic programming algorithm to achieve optimal timing arrangement. The intersection of the time windows in the module activation timing table and the working duration parameter is calculated to find the time period that satisfies both communication requirements and power consumption constraints. When the continuous working demand of a module exceeds the allowed working duration, a time-slicing strategy is used to break down long-running tasks into multiple short time periods, with cooling intervals inserted between them. The cooling interval can be set to 10% to 20% of the working duration, with the specific value determined based on the module's thermal time constant and power recovery characteristics.

[0103] In determining the precise start and stop times, the dependencies between modules and the start-up delay characteristics must be considered. The start-up time of the RF module needs to be earlier than the actual communication start time, with an advance of 15 to 30 seconds, mainly based on the lock-in time of the frequency synthesizer and the warm-up requirements of the power amplifier. The start-up of the baseband processing module can be scheduled within 5 to 15 seconds after the RF module stabilizes to ensure the continuity of the signal link. The determination of the stop time needs to consider the integrity of data processing to avoid interrupting module operation during critical data transmission.

[0104] The logic encoding process employs a sequential state machine to achieve precise timing control. The start and stop times of each functional module are converted into binary encoding format, including information such as timestamp, module identifier, operation type, and execution conditions. The encoding format uses a fixed-length structure: the timestamp portion occupies 32 bits, providing millisecond-level precision; the module identifier occupies 8 bits, supporting up to 256 functional modules; and the operation type occupies 4 bits, defining 16 different operations. The generated digital gating control signals are transmitted through a dedicated control bus to avoid interference with the main data path.

[0105] The physical implementation of clock gating employs high-speed digital switching circuits, with response times controllable at the nanosecond level. The gating circuit is integrated into the clock input of each functional module, using AND gate logic to precisely control the clock signal's on / off state. When the gating signal is high, the system clock can be transmitted normally to the module; when the gating signal is low, the clock signal is blocked, and the module enters a low-power or shutdown state. To prevent glitches during clock switching, the gating circuit also integrates de-glitch circuitry and edge synchronization functionality. The generated timing-sequential clock enable signal has precise time control characteristics, achieving microsecond-level timing accuracy, meeting the stringent timing synchronization requirements of satellite communication systems.

[0106] 206. Perform frequency modulation processing on the clock enable signal to generate a clock control signal that matches the satellite communication traffic and meets the power consumption target;

[0107] In this embodiment, the frequency modulation processing employs adaptive frequency synthesis technology to achieve precise control of the clock frequency. Based on real-time changes in satellite communication traffic, the operating frequency of each functional module is dynamically adjusted to match processing demands. The traffic assessment algorithm calculates the optimal operating frequency required by each module by analyzing parameters such as data packet size, transmission rate, and processing complexity. For example, when the data transmission rate is high, the clock frequency of the baseband processing module can be increased to 120% to 150% of the standard frequency to provide sufficient processing capacity. When the traffic is light, the frequency can be reduced to 60% to 80% of the standard frequency to achieve power savings.

[0108] Frequency modulation employs a graded adjustment strategy, dividing the frequency adjustment range into multiple levels. The RF module's frequency levels can be set to 5 to 8 levels, with the frequency difference between each level being 10% to 20% of the standard frequency. The baseband processing module supports finer-grained adjustment, with frequency levels set to 8 to 12 levels, achieving an adjustment accuracy of 5% to 10% of the standard frequency. Frequency switching utilizes a gradual adjustment method to avoid the impact of sudden frequency changes on circuit stability.

[0109] The modulation processing integrates a power consumption feedback control mechanism to monitor and dynamically adjust the power consumption of each module in real time. When the actual power consumption of a module exceeds the target value, the clock frequency of that module is automatically reduced. The frequency reduction can be set from 5% to 15% each time, with the specific value determined based on the degree of power consumption exceedance and the importance of the module. The feedback control uses a proportional-integral control algorithm, and the response time can be controlled at the millisecond level, ensuring real-time power consumption control.

[0110] Frequency modulation also considers electromagnetic compatibility and clock domain synchronization requirements. Spread spectrum modulation technology is used to slightly jitter the clock frequency within a certain range, reducing electromagnetic interference peaks. The jitter range can be set to 0.1% to 0.5% of the carrier frequency, and the jitter frequency can be configured from 1 to 10 kHz. Clock synchronization between different functional modules is achieved through a master-slave clock architecture. The master clock source provides the reference frequency, and each module achieves frequency synchronization and phase alignment through a phase-locked loop circuit. The generated clock control signal has good spectral characteristics and phase noise performance, meeting the stringent clock quality requirements of satellite communication.

[0111] 207. Distribute and execute the clock control signal to ensure that each functional module operates within a preset power consumption range.

[0112] In this embodiment, step 207 is similar to step 104 in the first embodiment, and will not be described again here.

[0113] In this embodiment, by real-time monitoring of the comprehensive operating parameters of each functional module, combined with the satellite's orbital characteristics, power consumption requirements are calculated and power consumption control commands are generated. Intelligent clock gating and frequency adjustment operations are then performed on the functional modules, ultimately achieving precise power consumption distribution control. This method can achieve real-time optimized power consumption management based on the dynamic changes of satellite communication services and the periodic characteristics of the orbit, effectively extending the satellite's on-orbit operational lifespan and reducing overall power consumption levels.

[0114] The power consumption control method for satellite communication SoC chips in the embodiments of the present invention has been described above. The power consumption control device for satellite communication SoC chips in the embodiments of the present invention will be described below. Please refer to [link to relevant documentation] for details on this power consumption control device. Figure 3 One embodiment of the satellite communication SoC chip power consumption control device in this invention includes:

[0115] The status monitoring module 301 is used to monitor the status of each functional module in the satellite communication SoC chip in real time and obtain the comprehensive operating parameters of each functional module.

[0116] The power consumption calculation module 302 is used to calculate and analyze the power consumption requirements of each functional module based on the comprehensive operating parameters, and generate a power consumption control instruction that includes the target power consumption value and power consumption allocation strategy.

[0117] The clock control module 303 is used to perform clock gating and frequency adjustment operations on each functional module according to the power consumption control command, so as to obtain a clock control signal that meets the power consumption target.

[0118] The signal distribution module 304 is used to distribute and execute the clock control signal, so that each functional module operates within a preset power consumption range.

[0119] In this embodiment of the invention, the satellite communication SoC chip power consumption control device operates the aforementioned satellite communication SoC chip power consumption control method. This device monitors the comprehensive operating parameters of each functional module in real time, calculates power consumption requirements based on satellite orbital characteristics, generates power consumption control commands, and performs intelligent clock gating and frequency adjustment operations on the functional modules, ultimately achieving precise power consumption distribution control. This method can achieve real-time optimized power consumption management based on the dynamic changes of satellite communication services and the periodic characteristics of the orbit, effectively extending the satellite's on-orbit operational lifespan and reducing overall power consumption levels.

[0120] Those skilled in the art will clearly understand that, for the sake of convenience and brevity, the specific working process of the system or system / unit described above can be referred to the corresponding process in the foregoing method embodiments, and will not be repeated here.

[0121] The above-described embodiments are only used to illustrate the technical solutions of the present invention, and are not intended to limit it. Although the present invention has been described in detail with reference to the foregoing embodiments, those skilled in the art should understand that modifications can still be made to the technical solutions described in the foregoing embodiments, or equivalent substitutions can be made to some of the technical features. Such modifications or substitutions do not cause the essence of the corresponding technical solutions to deviate from the spirit and scope of the technical solutions of the embodiments of the present invention.

Claims

1. A method for power control of a satellite communication SoC chip, characterized in that, The power consumption control method for the satellite communication SoC chip includes: Real-time status monitoring of each functional module within the satellite communication SoC chip is performed to obtain comprehensive operating parameters of each functional module; The comprehensive operating parameters are compared using threshold calculations to classify each functional module into three operating states: high load, medium load, and low load. The theoretical power consumption of each functional module is calculated based on these operating states to obtain a baseline power consumption value. The baseline power consumption values ​​are summed and compared with the system power budget to generate power deficit data. The power deficit data is then judged as positive or negative; a positive deficit indicates a need to reduce power consumption, while a negative deficit indicates an opportunity to increase power allocation. The importance of the radio frequency transceiver, baseband processing, data storage, and auxiliary functional modules is prioritized based on the criticality of the satellite communication mission to obtain a module priority sequence. The baseline power consumption value of each functional module is scaled proportionally based on the module priority sequence and the power deficit data, prioritizing the power consumption requirements of high-priority modules to obtain an adjusted target power consumption value. Finally, the target power consumption value and the module priority sequence are encoded and combined to generate a power control instruction containing power allocation data and execution priority. According to the power consumption control instructions, clock gating and frequency adjustment operations are performed on each functional module to obtain a clock control signal that meets the power consumption target; The clock control signal is distributed and executed to ensure that each functional module operates within a preset power consumption range.

2. The satellite communication SoC chip power consumption control method according to claim 1, characterized in that, The real-time status monitoring of each functional module within the satellite communication SoC chip, and the acquisition of comprehensive operating parameters for each functional module, includes: Real-time status monitoring of each functional module within the satellite communication SoC chip is performed, and the data packet arrival rate of each functional module is sampled and statistically analyzed to obtain traffic load values. The occupancy time of the processing units within each functional module is calculated to obtain the percentage of processing unit utilization. The timing of handshake signal changes between functional modules is detected to obtain signal timing parameters; The traffic load values, processing unit utilization percentages, and signal timing parameters are classified and labeled to generate comprehensive operating parameters that include module working status identifiers.

3. The satellite communication SoC chip power consumption control method according to claim 1, characterized in that, The step of performing clock gating and frequency adjustment operations on each functional module according to the power consumption control command to obtain a clock control signal that meets the power consumption target includes: Based on satellite orbital position information, the timing of communication beam switching is predicted to obtain beam switching prediction data; Based on the beam switching prediction data, the working timing of the radio frequency module and the baseband processing module is planned, and a module activation timing table is generated. The clock gating switches of each functional module are controlled according to the power consumption control instructions and the module activation timing table to obtain a timed clock enable signal; The clock enable signal is frequency modulated to generate a clock control signal that matches the satellite communication traffic volume and meets the power consumption target.

4. The power consumption control method for satellite communication SoC chip according to claim 3, characterized in that, The step of controlling the clock gating switches of each functional module according to the power consumption control command and the module activation timing table to obtain the timing-sequential clock enable signal includes: The allowable working time of each functional module is calculated based on the target power consumption value in the power consumption control instruction to obtain the module working time parameter; Based on the module activation timing table and module working duration parameters, a time window matching calculation is performed to determine the precise start and stop times of each functional module; The precise start and stop times are logically encoded to generate digital gating control signals corresponding to each functional module; The clock input terminals of each functional module are controlled to be switched on and off according to the digital gating control signal, and clock enable signals are generated according to the timing distribution.

5. The power consumption control method for satellite communication SoC chip according to claim 1, characterized in that, The step of distributing and executing the clock control signal to ensure that each functional module operates within a preset power consumption range includes: The clock signals of each functional module are output in a hierarchical manner according to the power consumption priority in the power consumption control instruction, and clock signals are provided to high-priority modules first. The actual power consumption of each functional module is monitored in real time to obtain the actual power consumption value of the module. When the actual power consumption of the module exceeds the target power consumption value in the power consumption control instruction, the total power consumption is kept within the set range by reducing the clock frequency of the corresponding functional module or turning off the clock of the low-priority module.

6. A power consumption control device for a satellite communication SoC chip, characterized in that, The power consumption control device for the satellite communication SoC chip includes: The status monitoring module is used to monitor the status of each functional module in the satellite communication SoC chip in real time and obtain the comprehensive operating parameters of each functional module. The power consumption calculation module performs threshold comparison calculations on the comprehensive operating parameters, classifying each functional module into three working states: high load, medium load, and low load. Based on these working states, it calculates the theoretical power consumption of each functional module to obtain a baseline power consumption value. It then sums these baseline power consumption values ​​and compares them with the system power budget to generate power consumption gap data. The module determines the sign of the power consumption gap data; a positive gap indicates a need to reduce power consumption, while a negative gap indicates an opportunity to increase power allocation. Based on the criticality of the satellite communication mission, it prioritizes the radio frequency transceiver, baseband processing, data storage, and auxiliary functional modules to obtain a module priority sequence. Based on the module priority sequence and the power consumption gap data, it scales the baseline power consumption value of each functional module proportionally, prioritizing the power consumption requirements of high-priority modules to obtain an adjusted target power consumption value. Finally, it encodes and combines the target power consumption value and the module priority sequence to generate a power control instruction containing power allocation data and execution priority. The clock control module is used to perform clock gating and frequency adjustment operations on each functional module according to the power consumption control command, so as to obtain a clock control signal that meets the power consumption target; The signal distribution module is used to distribute and execute the clock control signal, so that each functional module operates within a preset power consumption range.