A memory management method and apparatus

By introducing a clean cache pool mechanism into memory management, the latency uncertainty and security risks of the CMA mechanism are resolved, achieving efficient and secure memory allocation and meeting the requirements of real-time performance and security.

CN122152545APending Publication Date: 2026-06-05NEW H3C TECH CO LTD
View PDF 4 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
NEW H3C TECH CO LTD
Filing Date
2026-05-08
Publication Date
2026-06-05

AI Technical Summary

Technical Problem

The existing CMA mechanism suffers from uncertain latency during memory allocation, passive resource management, and security vulnerabilities, failing to meet the requirements for microsecond-level latency and efficient and secure memory allocation.

Method used

The Cleancache mechanism is introduced to inject memory pages from contiguous memory allocation regions into the Cleancache pool, providing read-only functionality. Through atomic operations and local memory pool management, the memory allocation process is optimized, latency is reduced, and security is enhanced.

Benefits of technology

It achieves microsecond-level memory allocation latency, improves the control precision and security of memory allocation operations, enhances memory utilization, and reduces lock contention and resource waste.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN122152545A_ABST
    Figure CN122152545A_ABST
Patent Text Reader

Abstract

Embodiments of the present application provide a memory management method and device, and relate to the technical field of computers. The method comprises: receiving a continuous memory allocation request sent by a first CPU core, the continuous memory allocation request comprising a first number of pages; querying a bitmap of a continuous memory allocation area to obtain a first number of page frame numbers, the first number of page frame numbers corresponding to free memory pages with consecutive physical addresses, and the value of each bit in the bitmap indicating whether the corresponding memory page in the continuous memory allocation area is free or used; from a clean cache pool, reclaiming the memory pages corresponding to the first number of page frame numbers; allocating the reclaimed memory pages to the first CPU core and setting the value of the bit corresponding to the reclaimed memory pages in the bitmap to a value indicating that the memory pages are used. The scheme can reduce memory allocation delay, improve the control accuracy of memory allocation operations, and enhance memory security.
Need to check novelty before this filing date? Find Prior Art