SPI uploading and downloading control and auxiliary circuit

By designing an SPI upload and download control and auxiliary circuit including a burning module, a dual upstream and downlink circuit, an IO control circuit, a step-down circuit and a switching circuit, the problem that the SPI chip upload and download module in traditional technology cannot be adapted to different working power types and high-speed transmission signals attenuation interference, realizing the stability and isolation protection of automatic adaptation and data transmission.

CN222600208UActive Publication Date: 2025-03-11CHONGQING YULONG OPTOELECTRONICS TECH CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202420938893.3
Authority / Receiving Office
CN · China
Patent Type
Utility models(China)
Current Assignee / Owner
Filing Date
2024-04-30
Publication Date
2025-03-11
Estimated Expiration
2034-04-30

AI Technical Summary

Technical Problem

The upload and download module of traditional SPI protocol chips cannot adjust its input power supply and cannot meet the chip power supply requirements of different working power types. At the same time, the high-speed transmission signals of SPI protocol chips are easily attenuated and interfered by too long lines. When the circuit board is uploaded and downloaded, the communication and data influence of the circuits associated with the SPI chips and other chips leads to data loss or failure of operation.

Method used

A control and auxiliary circuit for uploading and downloading of SPI is designed, including a burning module, a dual upstream and downstream circuit, an IO control circuit, a step-down circuit and a switching circuit. The timing of SPI data communication and transmission is controlled through the IO control circuit and the switching circuit, and the SPI input and output are physically isolated through the switching circuit, and the SPI data potential is pulled up by the upstream and downstream circuit.

Benefits of technology

It automatically adapts to data upload and download of different types of SPI chips, controls the timing of SPI data communication and transmission, prevents damage caused by different power supply or surges of the input and output terminals, solves the attenuation and interference of data transmission and the impact of other chips on SPI chip data transmission, and realizes isolation and protection of the entire circuit.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN222600208U_ABST
    Figure CN222600208U_ABST
Patent Text Reader

Abstract

The utility model discloses a SPI uploading and downloading control and auxiliary circuit, and belongs to the technical field of circuits. Comprising a dual-path uplink and downlink circuit, an IO control circuit, a step-down circuit and a switching circuit, the IO control circuit is connected with the switching circuit, the IO control circuit can control the switching state of the switching circuit according to an IO instruction of the burning module, and SPI data communication and transmission opportunities are controlled through the IO control circuit and the switching circuit; the SPI data potential is pulled up through the uplink circuit and the downlink circuit, SPI input and output can be isolated through the switching circuit, the situation that the input end and the output end are damaged due to different power sources or surges is prevented, and meanwhile the SPI data potential is pulled up through the uplink circuit and the downlink circuit connected with the step-down circuit; the problems of attenuation and interference of data transmission are solved, and the problems of loss and failure influence of other chips and circuits in the circuit board on data transmission of the SPI chip are solved.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The present application relates to the field of circuit technology, and more specifically, to a control and auxiliary circuit for SPI upload and download. Background Art

[0002] Traditionally, for uploading and downloading SPI protocol type chips, the burning module interface is directly connected to the SPI port or test point of the circuit board equipped with the SPI protocol chip through a data line or PCB wiring, and then the SPI protocol chip is uploaded and downloaded on the circuit board.

[0003] However, different SPI protocol chips have different working power supplies, including 1.8V, 2.5V, 3.3V, and 5V working voltages, and the upload and download modules cannot adjust their input power supplies and cannot meet the power supply needs of SPI protocol chips of each power type; at the same time, the SPI protocol is a high-speed transmission protocol, and its transmission signal quality will be attenuated and interfered if the bus line is too long; and when uploading and downloading the SPI protocol on the circuit board, the circuits and other chips associated with the SPI protocol chip have a certain impact on its communication and data, which may cause upload and download data loss or action failure. In view of this, we propose a control and auxiliary circuit for SPI upload and download. Utility Model Content

[0004] 1. Technical issues to be solved

[0005] The purpose of the present application is to provide a control and auxiliary circuit for SPI upload and download to solve the problems raised in the above background technology.

[0006] 2. Technical solution

[0007] A control and auxiliary circuit for SPI upload and download, comprising: a burning module, a burning module power supply, an SPI data line and circuit boards configured with an SPI protocol chip;

[0008] Dual-channel uplink and downlink circuits, IO control circuits, step-down circuits and switch circuits;

[0009] The IO control circuit is connected to the switch circuit, and the IO control circuit can control the switch state of the switch circuit according to the IO instruction of the burning module;

[0010] The input end of the dual-channel downlink circuit is connected to the SPI data line and the IO control circuit, and the output end of the dual-channel downlink circuit is connected to the switch circuit and each circuit board configured with the SPI protocol chip. The switch circuit can isolate the input and output of the SPI data line, and the IO control circuit and the switch circuit can work together to control the communication and transmission timing of the SPI data line;

[0011] The up-down and down-down circuits are connected to the step-down circuit and can pull up the potential in the circuit.

[0012] As an optional solution of the technical solution of the present application document, the dual-way downlink circuit is connected to a switch circuit, and the switch circuit is connected to each circuit board configured with an SPI protocol chip;

[0013] The IO instructions of the burning module can be transmitted through the SPI data line, and the SPI data line inputs the signal into the dual-way up / down circuit, and transmits it to the switch circuit through the dual-way up / down circuit. The switch circuit can output the SPI data line to each circuit board configured with the SPI protocol chip.

[0014] As an optional solution of the technical solution of the present application document, the step-down circuit is connected to the dual-way downlink circuit, the dual-way downlink circuit is connected to each circuit board configured with the SPI protocol chip, and the step-down circuit is connected to the power supply of the burning module;

[0015] The programming module power supply provides power to the step-down circuit, and the step-down circuit converts the high-voltage DC power supply into a low-voltage DC power supply for use with various devices, so that the dual-channel up and down circuits connected to the step-down circuit can input the forced reset data into each circuit board configured with the SPI protocol chip.

[0016] As an optional solution of the technical solution of this application document, the step-down circuit is connected to the switch circuit through a dual-way up-down circuit;

[0017] The switch circuit can control the switch states of the dual-path up / down circuit and the voltage-reducing circuit.

[0018] As an optional solution of the technical solution of the present application, the IO control circuit is also connected to a burning module power supply, and the burning module power supply can provide power to the IO control circuit.

[0019] As an optional solution of the technical solution of the present application, the IO instruction end of the burning module is connected to the control circuit through a multi-way IO control port, and the multi-way IO control port can transmit the IO instructions of the burning module to the IO control circuit, and the IO control circuit controls the switching state of the switch circuit through the instruction information.

[0020] 3. Beneficial effects

[0021] Compared with the prior art, the advantages of this application are:

[0022] Provided is a data upload and download method that is automatically adapted to a circuit board loaded with different types of SPI chips. The timing of SPI data communication and transmission is controlled through an IO control circuit and a switch circuit. At the same time, the switch circuit also physically isolates the SPI input and output to prevent damage to both ends of the input and output ends due to different power supplies or surges. At the same time, the SPI data potential is pulled up by an uplink and downlink circuit. The above method not only solves the attenuation and interference of data transmission, but also solves the influence of other chips and circuits in the circuit board on the loss and failure of data transmission of the SPI chip, and can also isolate and protect the entire circuit. BRIEF DESCRIPTION OF THE DRAWINGS

[0023] Figure 1 A schematic diagram of a control and auxiliary circuit for SPI upload and download disclosed in a preferred embodiment of the present application;

[0024] Figure 2 An uplink and downlink circuit diagram of a SPI upload and download control and auxiliary circuit disclosed in a preferred embodiment of the present application;

[0025] Figure 3 An IO control circuit diagram of a SPI upload and download control and auxiliary circuit disclosed in a preferred embodiment of the present application;

[0026] Figure 4 A step-down circuit diagram of a SPI upload and download control and auxiliary circuit disclosed in a preferred embodiment of the present application;

[0027] Figure 5 A schematic diagram of the IO instruction-input end of a burning module of a SPI upload and download control and auxiliary circuit disclosed in a preferred embodiment of the present application;

[0028] Figure 6 A schematic diagram of the IO instruction-output terminal of a burning module of a SPI upload and download control and auxiliary circuit disclosed in a preferred embodiment of the present application;

[0029] Figure 7 A switch circuit diagram of a control and auxiliary circuit for SPI upload and download disclosed in a preferred embodiment of the present application; DETAILED DESCRIPTION

[0030] refer to Figure 1-7 , a technical solution proposed:

[0031] like Figure 1As shown, the control and auxiliary circuits for SPI upload and download are composed of the control and auxiliary circuits for SPI upload and download, the dual-channel uplink and downlink circuits, the step-down circuits and the IO control circuits are all connected to the switch circuit, the switch circuit and the dual-channel uplink and downlink circuits are also connected to the circuit boards configured with the SPI protocol chip, the step-down circuit is connected to the switch circuit through the dual-channel uplink and downlink circuits, and the IO control circuit is connected to the switch circuit;

[0032] The IO instructions of the burning module can be input into the dual-channel uplink and downlink circuit through the SPI data line, and transmitted to the switch circuit through the dual-channel uplink and downlink circuit. The switch circuit can output signals to each circuit board configured with the SPI protocol chip through the SPI data line; the power supply of the burning module is connected with the step-down circuit and the IO control circuit to provide power for them; the IO control circuit is provided with multiple IO control ports, and the IO instructions of the burning module can be transmitted to the IO control circuit through the multiple IO control ports, and the IO control circuit can control the state of the switch circuit according to the instructions.

[0033] Through the IO control circuit and the switch circuit, the timing of SPI data communication and transmission is controlled. When data is needed, it is transmitted, and when it is not needed, it is isolated and disconnected; the SPI input and output can be physically isolated through the switch circuit; the SPI data potential is pulled up by adopting the uplink and downlink circuits, so that the present application can be generally used for data uploading and downloading of any type of SPI chip in the circuit board; and the present application solves the data transmission attenuation and interference caused by external factors in the data uploading and downloading of the SPI chip in the circuit board and the data transmission loss and failure caused by internal factors in the data uploading and downloading of the SPI chip in the circuit board; the present application controls the rhythm and timing of SPI uploading and downloading in real time through IO instructions to achieve controllable operation.

[0034] like Figure 2 As shown, the upstream and downstream circuits use LDO (linear regulator), and pin 1 (GND) of the LDO (linear regulator) is the ground pin, sharing a ground line with the power supply voltage input terminal, and pin 3 (VIN) is the input pin of the LDO (linear regulator). Pin 3 (VIN) is connected to VCC_IO (the input / output port of the transistor collector or IC collector power supply voltage), and is also connected to the power supply low-frequency filtering and energy storage No. 6 and No. 7 electrolytic capacitors of 10U-16V5X5R and 1U_16V3X7R; it is connected to the power supply voltage input terminal (usually a DC input) to deliver a stable power supply voltage, and pin 4 (VOUT) is connected to the output power supply (OVCC), and is connected to the output power supply No. 8 and No. 9 capacitors of 10U-16V5X5R, and the output power supply No. 10 capacitor of 1U_16V3X7R, as shown in FIG. Figure 2As shown, VCC_IO (the input / output port of the transistor collector or IC collector supply voltage) is then connected to capacitors No. 61 and No. 62 of 10U-16V5X5R for low-frequency filtering and energy storage of the power supply, and capacitor No. 63 of 1U_16V3X7R for output power supply, and then the fuse (F2) and the neutral line of the circuit supply voltage (VCC_IO_IN) are connected to the grounded Zener diode No. 2 (DT2) to control the switch of the up and down type circuits.

[0035] It is commonly used for data upload and download of any type of SPI chip in the circuit board, and can solve the data transmission attenuation and interference caused by external factors in the data upload and download of the SPI chip in the circuit board, and can solve the data transmission loss and failure caused by internal factors in the data upload and download of the SPI chip in the circuit board. Through IO instructions, it can control the rhythm and timing of SPI upload and download in real time to achieve controllable operation.

[0036] like Figure 3 As shown, the IO control circuit uses a Darlington transistor array (ULN2803A) for IO control and LDO for voltage conversion. Pins 1-8 of the Darlington transistor array (ULN2803A) are connected to the integrated circuit (IO1-8) respectively, pin 9 (GND) is the ground pin, pin 10 (VDD_IO) is connected to pin 10 (VDD_IO) of the optocoupler (TQ2H-5V), and pin 16 of the Darlington transistor array (ULN2803A) is connected to the synchronous, full-duplex The circuit is connected to the master-slave interface (SPI), pin 17 is connected to the 3.3 volt output power supply, pin 18 is the reset pin (RST), pin 19 (EPAD) is grounded, and an optocoupler (TQ2H-5V) is used to isolate the circuit switch. The circuit is simple, reliable and inexpensive. Pin 1 of the optocoupler (TQ2H-5V) is the reset pin (RST), pin 3 is the 0.9 volt power supply terminal (VDD09), pin 4 is grounded to resistor No. 17, and pin 8 is the 1.8 volt power supply terminal (VDD18).

[0037] like Figure 4As shown, the step-down circuit adopts LDO (linear regulator), and Pin 1 (GND) of the LDO (linear regulator) is the ground pin, which shares a ground line with the power supply voltage input terminal, and Pin 3 (VIN) is the input pin of the LDO (linear regulator). Pin 3 (VIN) is connected to VDD_IO (the power supply voltage input / output port of the device), and the power supply voltage has polarity and is connected to the ground of No. 4 and No. 5 electrolytic capacitors of 10U-16V5X5R and 1U_16V3X7R for power low-frequency filtering and energy storage; it is connected to the power supply voltage input terminal (usually DC input) for delivering a stable power supply voltage, and Pin 4 (VOUT) is the output voltage, which is connected to the grounded No. 1, No. 2 and No. 3 capacitors for providing a positive power supply voltage, which is 1.8 volts when the power supply is powered on.

[0038] like Figure 5 As shown, the IO instruction-input end of the burning module is a four-way input mixer four-way input interface, where pins 1, 3, 4, 5, 6, 7, and 8 are input and output ports, and as shown Figure 3 Pins 1-8 are connected to the integrated circuit (IO1-8) as well, pin 2 is VCC_IO (the input port of the transistor collector or IC collector power supply voltage), pins 9, 21, 23, 25, 27, 35 and 36 are grounded, pins 37, 38, 39 and 40 are connected to the VDD power supply voltage, pin 22 is the CS current detection input terminal, pin 24 is the DO digital output pin, pin 26 is the DI digital input pin, pin 28 is the SCK clock signal pin, and pins 37, 38, 39 and 40 are the power supply terminal voltage of the VDD device. Figure 5 VCC_IO, CS, DO, DI, SCK in Figure 7 The VCC_IO, CS, DO, DI, and SCK pins marked on the optocoupler normally open relay KAQY212 are connected accordingly.

[0039] like Figure 6 As shown, the IO instruction-output end of the burning module is a four-way input mixer four-way output interface, wherein pin 3 is connected to VDD09 (0.9 volt power supply), pin 5 is connected to VDD18 (1.8 volt power supply), pins 9, 10, 14, 16, 18, 20, 25, 26, 29, 30, 35 and 36 are grounded, pin 13 is the CS_O current detection output end, pin 15 is the DO_O digital output pin, and pin 17 is the DI_O digital input pin; pin 23 is the RST_O reset pin, pin 27 is VIO_3.3V_O (output power supply is 3.3 volts), and pins 37, 38, 39 and 40 are the power supply end voltages of the VDD device. Figure 6 CS_O, DO_O, DI_O, CLK_O and RST_O in Figure 7The CS_O, DO_O, DI_O, CLK_O and RST_O pins marked in the optocoupler normally open relay KAQY212 are connected accordingly.

[0040] Although examples of the present invention have been shown and described, it will be appreciated by those skilled in the art that various changes, modifications, substitutions and variations may be made to the embodiments without departing from the principles and spirit of the present invention, and that the scope of the present invention is defined by the appended claims and their equivalents.

Claims

1. A control and auxiliary circuit for SPI upload and download, comprising: The burning module, the burning module power supply, the SPI data line and the circuit boards configured with the SPI protocol chip are characterized in that: they also include a dual-channel up and down circuit, an IO control circuit, a step-down circuit and a switch circuit; The IO control circuit is connected to the switch circuit, and the IO control circuit can control the switch state of the switch circuit according to the IO instruction of the burning module; The input end of the dual-channel downlink circuit is connected to the SPI data line and the IO control circuit, and the output end of the dual-channel downlink circuit is connected to the switch circuit and each circuit board configured with the SPI protocol chip. The switch circuit can isolate the input and output of the SPI data line, and the IO control circuit and the switch circuit can work together to control the communication and transmission timing of the SPI data line; The up-down and down-down circuits are connected to the step-down circuit and can pull up the potential in the circuit.

2. A control and auxiliary circuit for SPI upload and download according to claim 1, characterized in that: The dual-channel uplink and downlink circuits are connected to a switch circuit, and the switch circuit is connected to each circuit board configured with an SPI protocol chip; The IO instructions of the burning module can be transmitted through the SPI data line, and the SPI data line inputs the signal into the dual-way up / down circuit, and transmits it to the switch circuit through the dual-way up / down circuit, and the switch circuit outputs the SPI data line to each circuit board configured with the SPI protocol chip.

3. A control and auxiliary circuit for SPI upload and download according to claim 1, characterized in that: The step-down circuit is connected to the dual-channel downlink circuit, the dual-channel downlink circuit is connected to each circuit board configured with the SPI protocol chip, and the step-down circuit is connected to the power supply of the burning module; The programming module power supply provides power to the step-down circuit, and the step-down circuit converts the high-voltage DC power supply into a low-voltage DC power supply for use with various devices, so that the dual-channel up and down circuits connected to the step-down circuit can input the forced reset data into each circuit board configured with the SPI protocol chip.

4. The control and auxiliary circuit for SPI upload and download according to claim 1, characterized in that: The step-down circuit is connected to the switch circuit via a dual-path downlink circuit; The switch circuit can control the switch states of the dual-path up / down circuit and the voltage-reducing circuit.

5. The control and auxiliary circuit for SPI upload and download according to claim 1, characterized in that: The IO control circuit is also connected to a programming module power supply, and the programming module power supply can provide power to the IO control circuit.

6. The control and auxiliary circuit for SPI upload and download according to claim 1, characterized in that: The IO instruction end of the burning module is connected to the control circuit through a multi-channel IO control port, and the multi-channel IO control port can transmit the IO instruction of the burning module to the IO control circuit, and the IO control circuit controls the switch state of the switch circuit through the instruction information.