TYPE-C interface circuit and electronic equipment

By introducing a switch sub-circuit into the TYPE-C interface circuit, switching of single-sided and bilateral communication functions is achieved, the problem of incompatibility between the product and Android product interface is solved, and user flexibility is improved.

CN223051711UActive Publication Date: 2025-07-01HANGZHOU MICROIMAGE SOFTWARE CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202422246405.5
Authority / Receiving Office
CN · China
Patent Type
Utility models(China)
Current Assignee / Owner
Filing Date
2024-09-12
Publication Date
2025-07-01
Estimated Expiration
2034-09-12

AI Technical Summary

Technical Problem

In the existing TYPE-C interface design, the interfaces of the product and Android products are incompatible, making it difficult for users to adapt to different usage scenarios.

Method used

A TYPE-C interface circuit is designed, including a switch sub-circuit and an interface sub-circuit. By turning on and off the switch sub-circuit, the switch between unilateral and bilateral communication functions is realized to ensure interface compatibility.

Benefits of technology

The switching of unilateral and bilateral communication functions of the interface sub-circuit is realized, solving the problem of incompatibility between the product and Android product interfaces, and improving the flexibility of users in different usage scenarios.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN223051711U_ABST
    Figure CN223051711U_ABST
Patent Text Reader

Abstract

The embodiment of the utility model provides a TYPE-C interface circuit and electronic equipment. The TYPE-C interface circuit comprises a switch sub-circuit and an interface sub-circuit, a first data signal pin of the switch sub-circuit is connected with a signal source, a first data signal pin of the interface sub-circuit is connected with the signal source, and a second data signal pin of the switch sub-circuit is connected with a second data signal pin of the interface sub-circuit; wherein under the condition that the switch sub-circuit is switched on, a first data signal pin of the switch sub-circuit is communicated with a second data signal pin of the switch sub-circuit; and when the switch sub-circuit is switched off, the first data signal pin of the switch sub-circuit is disconnected from the second data signal pin of the switch sub-circuit. The single-side communication function and the double-side communication function of the interface sub-circuit are switched, and interface compatibility of some products and Android products is achieved.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The utility model relates to the field of electronic technology, in particular to a TYPE-C interface circuit and an electronic device. Background Art

[0002] In the current design of TYPE-C (Universal Serial Bus Type-C, a new USB interface standard, USB is Universal Serial Bus) interfaces, some products are usually designed for single-sided contact communication. Refer to Figure 1a the schematic diagram of the TYPE-C interface pins of some products shown in Figure 1b For a pair of USB data signal pins, namely the D+ pin (DP, Data Plus, data positive signal pin) and the D- pin (DM, Data Minus, data negative signal pin), they are designed on one side of the TYPE-C interface. The CC pin (Connection Configuration, configuration channel pin) is on the same side as the D+ pin and the D- pin. In the pin definition of the Type-C interface, the D+ pin and the D- pin are a pair of USB data signal pins, and their main function is to transmit USB data signals. The function of the CC pin is to detect the type and direction of the connected device, etc. Android products are usually designed to be able to communicate both unilaterally and bilaterally. Refer to

[0003] the schematic diagram of the interface pins of Android products shown in There are two pairs of USB data signal pins, and a pair of USB data signal pins (D+ pin and D- pin) are designed on each side of both sides.

[0003] Although some products and Android products both use TYPE-C interfaces, the TYPE-C interfaces of some products are also physically different from those of Android products. They look similar, but there are slight differences in the plug shape and contact point layout. In addition, there are also differences in the interface specifications and protocols, resulting in incompatibility between the interfaces of some products and Android products. Summary of the Utility Model

[0004] The purpose of the embodiments of the utility model is to provide a TYPE-C interface circuit and an electronic device to achieve interface compatibility between different products. The specific technical solutions are as follows:

[0005] In a first aspect, the embodiments of the utility model provide a TYPE-C interface circuit, and the circuit includes:

[0006] a switch sub-circuit and an interface sub-circuit;

[0007] The first data signal pin of the switch sub-circuit is connected to a signal source, the first data signal pin of the interface sub-circuit is connected to the signal source, and the second data signal pin of the switch sub-circuit is connected to the second data signal pin of the interface sub-circuit;

[0008] Wherein, when the switch sub - circuit is turned on, a connection is established between the first data signal pin and the second data signal pin of the switch sub - circuit itself;

[0009] When the switch sub - circuit is turned off, the connection between the first data signal pin and the second data signal pin of the switch sub - circuit itself is disconnected.

[0010] In a possible implementation, the circuit further includes a controller;

[0011] The first data signal pin includes a first data positive signal pin and a first data negative signal pin, and the second data signal pin includes a second data positive signal pin and a second data negative signal pin;

[0012] The first data positive signal pin of the switch sub - circuit is connected to the data positive signal pin of the controller, and the first data negative signal pin of the switch sub - circuit is connected to the data negative signal pin of the controller;

[0013] The first data positive signal pin of the interface sub - circuit is connected to the data positive signal pin of the controller, and the first data negative signal pin of the interface sub - circuit is connected to the data negative signal pin of the controller;

[0014] The second data positive signal pin of the switch sub - circuit is connected to the second data positive signal pin of the interface sub - circuit, and the second data negative signal pin of the switch sub - circuit is connected to the second data negative signal pin of the interface sub - circuit;

[0015] Wherein, when the switch sub - circuit is turned on, a connection is established between the first data positive signal pin and the second data positive signal pin of the switch sub - circuit itself, and a connection is established between the first data negative signal pin and the second data negative signal pin of the switch sub - circuit itself;

[0016] When the switch sub - circuit is turned off, the connection between the first data positive signal pin and the second data positive signal pin of the switch sub - circuit itself is disconnected, and the connection between the first data negative signal pin and the second data negative signal pin of the switch sub - circuit itself is disconnected.

[0017] In a possible implementation, the circuit further includes a first voltage - dividing sub - circuit and a second voltage - dividing sub - circuit;

[0018] The control signal input pin of the switch sub - circuit is respectively connected to the control signal output pin of the controller and the first voltage - dividing sub - circuit;

[0019] The enable signal input pins of the switch sub - circuit are respectively connected to the enable signal output pin of the controller and the second voltage - dividing sub - circuit;

[0020] Among them, the controller is used to output a first - level signal through its own control signal output pin to control the switch sub - circuit to turn on, and output a second - level signal through its own control signal output pin to control the switch sub - circuit to turn off.

[0021] In a possible implementation manner, the circuit further includes a filtering sub - circuit;

[0022] The positive - power - supply pin of the switch sub - circuit is respectively connected to the first power - supply terminal and the filtering sub - circuit.

[0023] In a possible implementation manner,

[0024] The first power - supply voltage pin of the interface sub - circuit is connected to the third power - supply terminal, and the second power - supply voltage pin of the interface sub - circuit is connected to the third power - supply terminal.

[0025] In a possible implementation manner, the circuit further includes a bidirectional transient voltage suppression diode;

[0026] The first pin of the bidirectional transient voltage suppression diode is connected to the third power - supply terminal, and the second pin of the bidirectional transient voltage suppression diode is grounded.

[0027] In a possible implementation manner, the first voltage - dividing sub - circuit includes a first resistor and a second resistor;

[0028] The first pin of the first resistor is connected to the second power - supply terminal, and the second pin of the first resistor is respectively connected to the control - signal input pin of the switch sub - circuit, the first pin of the second resistor, and the control - signal output pin of the controller;

[0029] The second pin of the second resistor is grounded.

[0030] In a possible implementation manner, the second voltage - dividing sub - circuit includes a third resistor and a fourth resistor;

[0031] The first pin of the third resistor is connected to the second power - supply terminal, and the second pin of the third resistor is respectively connected to the enable - signal input pin of the switch sub - circuit, the first pin of the fourth resistor, and the enable - signal output pin of the controller;

[0032] The second pin of the fourth resistor is grounded.

[0033] In a possible implementation manner, the filtering sub - circuit includes a first capacitor and a second capacitor;

[0034] The first pin of the first capacitor is respectively connected to the positive power supply pin of the switch sub - circuit, the first pin of the second capacitor, and the first power supply terminal.

[0035] The second pin of the first capacitor is respectively connected to the second pin of the second capacitor and ground.

[0036] In a second aspect, an embodiment of the present invention provides an electronic device, and the electronic device includes the TYPE - C interface circuit according to any one of the above - mentioned first aspects.

[0037] A TYPE - C interface circuit and an electronic device provided by an embodiment of the present invention include: a switch sub - circuit and an interface sub - circuit; the first data signal pin of the switch sub - circuit is connected to a signal source, the first data signal pin of the interface sub - circuit is connected to the signal source, and the second data signal pin of the switch sub - circuit is connected to the second data signal pin of the interface sub - circuit; wherein, when the switch sub - circuit is turned on, the first data signal pin of the switch sub - circuit itself is connected to the second data signal pin of the switch sub - circuit itself; when the switch sub - circuit is turned off, the first data signal pin of the switch sub - circuit itself is disconnected from the second data signal pin of the switch sub - circuit itself.

[0038] The switch sub - circuit has two working states, an on - state and an off - state. When the switch sub - circuit is in the on - state, the first data signal pin of the switch sub - circuit itself is connected to the second data signal pin of the switch sub - circuit itself. In this state, both the first data signal pin and the second data signal pin of the interface sub - circuit can receive data signals, and the interface sub - circuit realizes bilateral communication; when the switch sub - circuit is in the off - state, the first data signal pin of the switch sub - circuit itself is disconnected from the second data signal pin of the switch sub - circuit itself. In this state, the second data signal pin of the interface sub - circuit cannot receive data signals, and only the first data signal pin of the interface sub - circuit itself can receive data signals, and the interface sub - circuit realizes unilateral communication. Through the TYPE - C interface circuit provided by the embodiment of the present invention, the function switching between the unilateral communication and the bilateral communication of the interface sub - circuit is realized, and the interface compatibility between some products and Android products is realized. Of course, any product implementing the present invention does not necessarily need to achieve all the above - mentioned advantages at the same time. Description of the Drawings

[0039] In order to more clearly illustrate the technical solutions in the embodiments of the present invention or the prior art, the following will briefly introduce the drawings required for use in the description of the embodiments or the prior art. Obviously, the following - described drawings are only some embodiments of the present invention, and those of ordinary skill in the art can also obtain other drawings based on these drawings.

[0040] Figure 1a Schematic diagram of the pins of the TYPE-C interface of some products in the related art;

[0041] Figure 1b Schematic diagram of the pins of the TYPE-C interface of Android products in the related art;

[0042] Figure 2 The first structural schematic diagram of the TYPE-C interface circuit provided by the embodiment of the present invention;

[0043] Figure 3 The second structural schematic diagram of the TYPE-C interface circuit provided by the embodiment of the present invention;

[0044] Figure 4a The third structural schematic diagram of the TYPE-C interface circuit provided by the embodiment of the present invention;

[0045] Figure 4b A structural schematic diagram of the switch sub-circuit provided by the embodiment of the present invention;

[0046] Figure 5 The fourth structural schematic diagram of the TYPE-C interface circuit provided by the embodiment of the present invention;

[0047] Figure 6 The fifth structural schematic diagram of the TYPE-C interface circuit provided by the embodiment of the present invention;

[0048] Figure 7 A structural schematic diagram of an electronic device provided by the embodiment of the present invention. Detailed implementation manners

[0049] Next, the technical solutions in the embodiments of the present invention will be clearly and completely described in conjunction with the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only a part of the embodiments of the present invention, rather than all of the embodiments. Based on the embodiments of the present invention, all other embodiments obtained by those of ordinary skill in the art based on this application belong to the scope of protection of the present invention.

[0050] First, the professional terms that may be used in the embodiments of the present invention are explained:

[0051] Android products: Generally refer to products such as mobile phones and tablets with the Android system on the market.

[0052] TYPE-C interface: A new type of USB interface standard, which has the characteristics of fast transmission speed, support for multiple protocols, convenience and ease of use, etc. It has a simple appearance and a small volume, and the design of double-sided plugging is convenient for users to use.

[0053] USB (Universal Serial Bus) communication: It refers to the data transmission and communication method using the Universal Serial Bus technology. USB is an external bus standard used to standardize the connection and communication between a computer and peripheral devices. It has the characteristics of fast transmission speed, easy use, support for hot plugging, flexible connection, and independent power supply.

[0054] D+ (DP, Data Plus) pin and D- (DM, Data Minus) pin: DP is the positive line for data transmission, and DM is the negative line for data transmission. In USB communication, data is transmitted in the form of differential signals, which means that data is represented by the voltage difference between two lines. The DM line is responsible for transmitting the "negative" part of the data and cooperates with the DP line. The DP line is responsible for transmitting the "positive" part of the data to form a complete signal. This differential transmission method helps to improve the anti-interference ability of the signal and ensure the stability and accuracy of data during transmission. In differential signal transmission, the signals on the DP and DM lines are complementary. When the signal on the DM line changes, the signal on the DP line will also change accordingly to maintain the voltage difference between the two. This design enables the USB interface to provide reliable data transmission under various environmental conditions, not only improving the data transmission efficiency but also enhancing the anti-interference ability of the USB interface, making it one of the widely used interface standards in modern electronic devices.

[0055] CC pin (Connection Configuration): The configuration channel pin is used to detect whether a connected device is inserted, detect the insertion direction of the connected device, detect the type of the connected device, and confirm the transmission direction, etc.

[0056] In the current TYPE-C interface design, some products are usually designed for single-sided contact communication. See Figure 1a the schematic diagram of the TYPE-C interface pins of some products shown in Figure 1b A pair of USB data signal pins, namely the D+ pin and the D- pin, are designed on one side of the TYPE-C interface. The CC pin is on the same side as the D+ pin and the D- pin. In the pin definition of the Type-C interface, the D+ pin and the D- pin are a pair of USB data signal pins, and their main function is to transmit USB data signals. The function of the CC pin is to detect the type and direction of the connected device, etc. Android products usually have a design that can communicate both unilaterally and bilaterally. See Figure 1b the schematic diagram of the interface pins of Android products shown in

[0057] Figure 1a andFigure 1b The definitions of other pins are as follows:

[0058] GND: Ground pin, serving as the return path for current to ensure the normal operation of the circuit; TX1 and TX2: Used for bidirectional flow control and extended protocol transmission; RX1 and RX2: Used for bidirectional flow control and extended protocol transmission; VBUS: Power pin, used to transmit power; SBU1 and SBU2: Additional signal lines, used for bidirectional audio communication; XCONN: The USB Type-C supports reverse power supply, that is, it can supply power to the connected device through the Type-C interface, and the VCONN line is used to achieve this function.

[0059] Although some products and Android products both use the TYPE-C interface, and the TYPE-C interfaces of some products are also physically different from those of Android products, with similar appearances but slight differences in the plug shape and contact point layout. In addition, there are also differences in the interface specifications and protocols, resulting in incompatibility between the interfaces of some products and Android products.

[0060] The design differences between the interfaces of some products and Android products may cause difficulties for users to adapt to different usage scenarios. For example, when some users urgently need to transfer important data and do not carry the matching data cable of some mobile phones, if all the surrounding users use Android mobile phones, they cannot provide corresponding help to these some users. The incompatibility of the interface design makes it difficult for users to cope with temporary problems.

[0061] To solve at least one of the above problems, the embodiments of the present utility model provide a TYPE-C interface circuit and an electronic device, which will be specifically described below.

[0062] See Figure 2 , which is the first structural schematic diagram of the TYPE-C interface circuit 1 provided by the embodiment of the present utility model. The circuit 1 includes:

[0063] Switch sub-circuit 12 and interface sub-circuit 13;

[0064] The first data signal pin D1 of the switch sub-circuit 12 is connected to the signal source, the first data signal pin D1 of the interface sub-circuit 13 is connected to the signal source, and the second data signal pin D2 of the switch sub-circuit 12 is connected to the second data signal pin D2 of the interface sub-circuit 13;

[0065] Wherein, when the switch sub-circuit 12 is turned on, the first data signal pin D1 of the switch sub-circuit 12 is connected to its own second data signal pin D2;

[0066] When the switch sub - circuit 12 is turned off, the connection between the first data signal pin D1 and the second data signal pin D2 of the switch sub - circuit 12 itself is disconnected.

[0067] In the embodiment of the present utility model, the switch sub - circuit 12 has two working states, an on - state and an off - state. When the switch sub - circuit 12 is in the on - state, the connection between the first data signal pin D1 and the second data signal pin D2 of the switch sub - circuit 12 itself is connected. In this state, both the first data signal pin D1 and the second data signal pin D2 of the interface sub - circuit 13 can receive the data signal USB_D, and the interface sub - circuit 13 realizes bilateral communication. When the switch sub - circuit 12 is in the off - state, the connection between the first data signal pin D1 and the second data signal pin D2 of the switch sub - circuit 12 itself is disconnected. In this state, the second data signal pin D2 of the interface sub - circuit 13 cannot receive the data signal USB_D, and only the first data signal pin D1 of the interface sub - circuit 13 can receive the data signal USB_D, and the interface sub - circuit 13 realizes unilateral communication. Through the TYPE - C interface circuit 1 provided by the embodiment of the present utility model, the function switching between the unilateral communication and the bilateral communication of the interface sub - circuit 13 is realized, the interface compatibility between some products and Android products is realized, and the flexibility of users in the face of different usage scenarios is improved.

[0068] It can be understood that the first data signal pin D1 is the data signal pin on one side (edge) of each sub - circuit, and the second data signal pin D2 is the data signal pin on the other side (edge) of each sub - circuit.

[0069] In a possible implementation manner, refer to Figure 3 The circuit further includes a controller 11; the first data signal pin includes a first data positive signal pin and a first data negative signal pin, and the second data signal pin includes a second data positive signal pin and a second data negative signal pin; the data signal pin D of the controller 11 includes a data positive signal pin DP and a data negative signal pin DM, the first data signal pin D1 of the switch sub - circuit 12 includes a first data positive signal pin D+ and a first data negative signal pin D-, the second data signal pin D2 of the switch sub - circuit 12 includes a second data positive signal pin HSD2+ and a second data negative signal pin HSD2-, the first data signal pin D1 of the interface sub - circuit 13 includes a first data positive signal pin DP1 and a first data negative signal pin DM1, and the second data signal pin D2 of the interface sub - circuit 13 includes a second data positive signal pin DP2 and a second data negative signal pin DM2;

[0070] The first data positive signal pin D+ of the switch sub-circuit 12 is connected to the data positive signal pin DP of the controller 11, and the first data negative signal pin D- of the switch sub-circuit 12 is connected to the data negative signal pin DM of the controller 11;

[0071] The first data positive signal pin DP1 of the interface sub-circuit 13 is connected to the data positive signal pin DP of the controller 11, and the first data negative signal pin DM1 of the interface sub-circuit 13 is connected to the data negative signal pin DM of the controller 11;

[0072] The second data positive signal pin HSD2+ of the switch sub-circuit 12 is connected to the second data positive signal pin DP2 of the interface sub-circuit 13, and the second data negative signal pin HSD2- of the switch sub-circuit 12 is connected to the second data negative signal pin DM2 of the interface sub-circuit 13;

[0073] Wherein, when the switch sub-circuit 12 is turned on, the first data positive signal pin D+ of the switch sub-circuit 12 itself is connected to the second data positive signal pin HSD2+ of itself, and the first data negative signal pin D- of the switch sub-circuit 12 itself is connected to the second data negative signal pin HSD2- of itself;

[0074] When the switch sub-circuit 12 is turned off, the first data positive signal pin D+ of the switch sub-circuit 12 itself is disconnected from the second data positive signal pin HSD2+ of itself, and the first data negative signal pin D- of the switch sub-circuit 12 itself is disconnected from the second data negative signal pin HSD2- of itself.

[0075] It should be noted that the data positive signal pin DP and the data negative signal pin DM of the controller 11 are equivalent to Figure 2 the signal source shown in, and are used to transmit data signals.

[0076] It can be understood that the first data positive signal pin D+ and the first data negative signal pin D- of the switch sub-circuit 12 are located on one side of the switch sub-circuit 12, and the second data positive signal pin HSD2+ and the second data negative signal pin HSD2- of the switch sub-circuit 12 are located on the other side of the switch sub-circuit 12; the first data positive signal pin DP1 and the first data negative signal pin DM1 of the interface sub-circuit 13 are located on one side of the interface sub-circuit 13, and the second data positive signal pin DP2 and the second data negative signal pin DM2 of the interface sub-circuit 13 are located on the other side of the interface sub-circuit 13.

[0077] In USB communication, data is transmitted in the form of differential signals. The data positive signal USB_DP and the data negative signal USB_DM cooperate with each other to form a complete signal. This differential transmission method helps to improve the anti-interference ability of the signal, ensure the stability and accuracy of data during transmission, and improve the efficiency of data transmission.

[0078] In the embodiment of the present utility model, the switch sub-circuit 12 has two working states, an on state and an off state. When the switch sub-circuit 12 is in the on state, the D+ pin of the switch sub-circuit 12 is connected to the HSD2+ pin, and the D- pin of the switch sub-circuit 12 is connected to the HSD2- pin. In this state, both the DP1 pin and the DP2 pin of the interface sub-circuit 13 can receive the USB_DP signal, and both the DM1 pin and the DM2 pin of the interface sub-circuit 13 can receive the USB_DM signal, and the interface sub-circuit 13 realizes bilateral communication. When the switch sub-circuit 12 is in the off state, the D+ pin of the switch sub-circuit 12 is disconnected from the HSD2+ pin, and the D- pin of the switch sub-circuit 12 is disconnected from the HSD2- pin. In this state, the DM2 pin of the interface sub-circuit 13 cannot receive the USB_DM signal, the DP2 pin cannot receive the USB_DP signal, only its own DM1 pin can receive the USB_DM signal, and the DP1 pin can receive the USB_DP signal, and the interface sub-circuit 13 realizes unilateral communication. The switching between the unilateral communication and bilateral communication functions of the interface sub-circuit 13 is realized, the interface compatibility between some products and Android products is realized, and the flexibility of users in the face of different usage scenarios is improved. On the other hand, through the on state of the switch sub-circuit 12, Android products can realize the form of bilateral communication contact, can adapt to the different sizes of TYPE-C interfaces of different Android products, and reduce the problem of poor contact caused by shaking.

[0079] In a possible implementation manner, refer to Figure 4a , the control signal output pin S of the controller 11 is connected to the control signal input pin S of the switch sub-circuit 12.

[0080] To help readers better understand the present utility model, the following is a simple description of the working process of the controller 11 in the present utility model:

[0081] The controller 11 is used to output a control signal Switch_S to the switch sub-circuit 12 by using its own control signal output pin S to control the on and off of the switch sub-circuit 12 (the specific control process is detailed below).

[0082] The controller 11 is also used to transmit the data signal USB_D (the positive data signal USB_DP and the negative data signal USB_DM) to the first data signal pin D1 (the first positive data signal pin D+ and the first negative data signal pin D-) of the switch sub-circuit 12 and the first data signal pin D1 (the first positive data signal pin DP1 and the first negative data signal pin DM1) of the interface sub-circuit 13 respectively by using its own data signal pins D (the positive data signal pin DP and the negative data signal pin DM); when the switch sub-circuit 12 is turned on, the switch sub-circuit 12 can transmit the received data signal USB_D (the positive data signal USB_DP and the negative data signal USB_DM) to the second data signal pin D2 (the second positive data signal pin DP2 and the second negative data signal pin DM2) of the interface sub-circuit 13. In this case, the interface sub-circuit 13 can receive the data signal USB_D (the positive data signal USB_DP and the negative data signal USB_DM) on both sides; when the switch sub-circuit 12 is turned off, the switch sub-circuit 12 itself cannot transmit the data signal USB_D (the positive data signal USB_DP and the negative data signal USB_DM). In this case, the interface sub-circuit 13 can only receive the data signal USB_D (the positive data signal USB_DP and the negative data signal USB_DM) on one side.

[0083] It should be noted that the controller 11 follows the controller in the existing Type-C interface circuit.

[0084] Regarding the software configuration of the controller 11, first, the software is configured in the form of not turning on (turning off) the switch sub-circuit 12. After power-on, the programs of some products are used to enumerate the connected devices. If the enumeration is successful, the single-sided communication continues. If the enumeration fails, the controller 11 is reset again. The software is configured in the form of turning on (turning on) the switch sub-circuit 12, and the programs of Android products are used to enumerate the connected devices. If the enumeration is successful, the bilateral communication is achieved.

[0085] The enumeration is generally as follows. When a connected device is connected to the interface sub-circuit 13, the controller 11 needs to inquire about some information of the connected device, that is, the controller 11 needs a medium such as a data manual that can describe all the information of the connected device to determine what type of device it is. The controller 11 will send some commands, and the connected device must respond to these commands. Otherwise, the enumeration will fail. Of course, the connected device must respond correctly. Otherwise, it will also cause the enumeration to fail.

[0086] It can be understood that the above enumeration process follows the enumeration process in the existing technology, and the present invention does not limit this.

[0087] In a possible implementation manner, refer to Figure 4a ,

[0088] The enable signal output pin OE of the controller 11 is connected to the enable signal input pin of the switch sub-circuit 12 .

[0089] The logic table of the switch sub-circuit 12 is shown in Table 1 below (high level is represented by 1, low level is represented by 0, and X means that both high level and low level inputs are acceptable):

[0090] Table 1

[0091]

[0092] Among them, is the enable signal input pin of the switch sub-circuit 12, which is used to receive the enable signal. When the enable signal is valid (low level is valid), the function can be executed. Refer to Figure 4b . When the control signal input pin S of the switch sub-circuit 12 receives the high-level control signal Switch_S from the controller 11, the HSD1 + and HSD1- pins are in the OFF (turned off) state, and the HSD2 + and HSD2- pins are in the ON (turned on) state. The data positive signal USB_DP is transmitted from the D + pin to the HSD2 + pin, and the data negative signal USB_DM is transmitted from the D- pin to the HSD2- pin. When the control signal input pin S of the switch sub-circuit 12 receives the low-level control signal Switch_S from the controller 11, the HSD1 + and HSD1- pins are in the ON (turned on) state, and the HSD2 + and HSD2- pins are in the OFF (turned off) state. The data positive signal USB_DP is transmitted from the D + pin to the HSD1 + pin, and the data negative signal USB_DM is transmitted from the D- pin to the HSD1- pin.

[0093] The HSD1 + pin, HSD1- pin and HSD2 + pin, HSD2- pin are multiplexed pins. In the present invention, the HSD1 + pin and HSD1- pin are not used, and only the HSD2 + pin and HSD2- pin are used to transmit data signals. Therefore, when the control signal input pin S of the switch sub-circuit 12 receives the high-level control signal Switch_S (the first-level signal), the switch sub-circuit 12 is turned on, and the data positive signal USB_DP is transmitted from the D + pin to the HSD2 + pin and then to the DP2 pin of the interface sub-circuit 13. The data negative signal USB_DM is transmitted from the D- pin to the HSD2- pin and then to the DM2 pin of the interface sub-circuit 13. When the control signal input pin S of the switch sub-circuit 12 receives the low-level control signal Switch_S (the second-level signal), the switch sub-circuit 12 is turned off and no data signal can be transmitted. By using the control signal input pin S of the switch sub-circuit 12, the controller 11 realizes the switching control of the switch sub-circuit 12.

[0094] When the enable signal is invalid (invalid at high level), regardless of whether the control signal input pin S of the switch sub-circuit 12 receives a high level or a low level, no operation is performed.

[0095] In a possible implementation, refer to Figure 5 , the circuit 1 further includes a first voltage dividing sub-circuit 14, a second voltage dividing sub-circuit 15, and a filtering sub-circuit 16;

[0096] The control signal input pin S of the switch sub-circuit 12 is respectively connected to the control signal output pin S of the controller 11 and the first voltage dividing sub-circuit 14;

[0097] The enable signal input pin of the switch sub-circuit 12 is respectively connected to the enable signal output pin OE of the controller 11 and the second voltage dividing sub-circuit 15;

[0098] The positive power supply pin VCC of the switch sub-circuit 12 is respectively connected to the first power supply terminal VCC1 and the filtering sub-circuit 16.

[0099] The first voltage dividing sub-circuit 14 is used to provide an initial level for the control signal input pin S of the switch sub-circuit 12, so as to stabilize the initial level of the control signal input pin S and prevent false triggering that may be caused by being in a floating state.

[0100] The second voltage dividing sub-circuit 15 is used to provide an initial level for the enable signal input pin of the switch sub-circuit 12 to stabilize the initial level of the enable signal input pin and prevent false triggering that may be caused by being in a floating state.

[0101] The main function of the filtering sub-circuit 16 is to filter out some noises and ensure the stability and reliability of the power supply.

[0102] In a possible implementation, it can be referred to Figure 5 , the ground pin GND of the switch sub-circuit 12 is grounded to GND.

[0103] There are many manufacturers and models available for the switch sub-circuit 12, and the embodiments of the present invention do not make specific limitations in this regard. In one example, the model of the switch sub-circuit 12 can be SGM7229YUWQ10G / TR.

[0104] In a possible implementation, refer to Figure 5 ,

[0105] The first power supply voltage pin VBUS1 (located on one side of the interface sub-circuit 13) of the interface sub-circuit 13 is connected to the third power supply terminal USB VBUS IN, and the second power supply voltage pin VBUS2 (located on the other side of the interface sub-circuit 13) of the interface sub-circuit 13 is connected to the third power supply terminal USB VBUS IN.

[0106] In a possible implementation, refer to Figure 5 , the first ground pin GND1 of the interface sub-circuit 13 is grounded to GND, and the second ground pin GND2 of the interface sub-circuit 13 is grounded to GND.

[0107] In a possible implementation, refer to Figure 5 , the circuit 1 further includes a bidirectional transient voltage suppressor TVS (Transient Voltage Suppressor);

[0108] The first pin 1 of the bidirectional transient voltage suppressor TVS is connected to the third power supply terminal USB VBUS IN, and the second pin 2 of the bidirectional transient voltage suppressor TVS is grounded to GND.

[0109] The bidirectional transient voltage suppressor TVS is an electronic protection device that can quickly conduct when a surge voltage is detected in the circuit, changing from a high-impedance state to a low-impedance state, shunting and clamping the surge voltage, thereby protecting other devices in the circuit from being damaged by instantaneous surge pulse voltages.

[0110] Figure 5 In the shown interface sub-circuit 13, A1 - A12, B1 - B12 are pin numbers, A1, A12 are the first ground pins GND1, A2 is the communication pin SSTXP1 (TX1+), A3 is the communication pin SSTXN1 (TX1-), A4, A9 are the first power supply voltage pins VBUS1, A5 is the first configuration channel pin CC1, A6 is the first data positive signal pin DP1, A7 is the first data negative signal pin DM1, A8 is the first additional signal pin SBU1, A10 is the communication pin SSRXN2 (RX2-), A11 is the communication pin SSRXP2 (RX2+); B1, B12 are the second ground pins GND2, B2 is the communication pin SSTXP2 (TX2+), B3 is the communication pin SSTXN2 (TX2-), B4, B9 are the second power supply voltage pins VBUS2, B5 is the second configuration channel pin CC2, B6 is the second data positive signal pin DP2, B7 is the second data negative signal pin DM2, B8 is the second additional signal pin SBU2, B10 is the communication pin SSRXN1 (RX1-), B11 is the communication pin SSRXP1 (RX1+).

[0111] In a possible implementation, refer to Figure 6 , the first voltage dividing sub-circuit 14 includes a first resistor R1 and a second resistor R2;

[0112] The first pin 1 of the first resistor R1 is connected to the second power supply terminal VCC2, and the second pin 2 of the first resistor R1 is respectively connected to the control signal input pin S of the switch sub-circuit 12, the first pin 1 of the second resistor R2, and the control signal output pin S of the controller 11;

[0113] The second pin 2 of the second resistor R2 is grounded to GND.

[0114] The first resistor R1 can be used as a protection resistor to limit the current between the second power supply terminal VCC2 and the control signal input pin S of the switch sub-circuit 12, and the resistance values of the first resistor R1 and the second resistor R2 can be adjusted according to actual situations.

[0115] The voltage value of the second power supply terminal VCC2 can be set according to the actual situation of the circuit. In one example, the voltage value of the second power supply terminal VCC2 can be 1.8V.

[0116] In a possible implementation, refer to Figure 6 , the second voltage dividing sub-circuit 15 includes a third resistor R3 and a fourth resistor R4;

[0117] The first pin 1 of the third resistor R3 is connected to the second power supply terminal VCC2, and the second pin 2 of the third resistor R3 is respectively connected to the enable signal input pin of the switch sub-circuit 12 The first pin 1 of the fourth resistor R4 and the enable signal output pin OE of the controller 11;

[0118] The second pin 2 of the fourth resistor R4 is grounded to GND.

[0119] The third resistor R3 can be used as a protection resistor to limit the current between the second power supply terminal VCC2 and the enable signal input pin of the switch sub-circuit 12 and the resistance values of the third resistor R3 and the fourth resistor R4 can be adjusted according to actual situations.

[0120] In a possible implementation, refer to Figure 6 , the filtering sub-circuit 16 includes a first capacitor C1 and a second capacitor C2;

[0121] The first pin 1 of the first capacitor C1 is respectively connected to the positive power supply pin VCC of the switch sub-circuit 12, the first pin 1 of the second capacitor C2, and the first power supply terminal VCC1;

[0122] The second pin 2 of the first capacitor C1 is respectively connected to the second pin 2 of the second capacitor C2 and the ground GND.

[0123] The first capacitor C1 is a filtering capacitor, and its main function is to filter out some noises. The capacitance value of the first capacitor C1 can be adjusted according to the actual situation. In one example, the capacitance value of the first capacitor C1 can be 22 μF / 6.3V (6.3V represents the maximum withstand voltage of 6.3V).

[0124] The second capacitor C2 is a filtering capacitor, and its main function is to filter out some noises. The capacitance value of the second capacitor C2 can be adjusted according to the actual situation. In one example, the capacitance value of the second capacitor C2 can be 100 nF / 6.3V (6.3V represents the maximum withstand voltage of 6.3V).

[0125] The voltage value of the first power supply terminal VCC1 can be set according to the actual situation of the circuit. In one example, the voltage value of the first power supply terminal VCC1 can be 3.3V.

[0126] The embodiment of the present invention also provides an electronic device 2. Refer to Figure 7 , the electronic device 2 includes the TYPE-C interface circuit 1 described in any one of the above embodiments.

[0127] The above are only the preferred embodiments of the present invention, and are not used to limit the protection scope of the present invention. Any modifications, equivalent replacements, improvements, etc. made within the spirit and principle of the present invention are all included in the protection scope of the present invention.

Claims

1. A TYPE-C interface circuit, characterized in that: The circuit comprises: Switch subcircuit, interface subcircuit; The first data signal pin of the switch subcircuit is connected to a signal source, the first data signal pin of the interface subcircuit is connected to the signal source, and the second data signal pin of the switch subcircuit is connected to the second data signal pin of the interface subcircuit; Wherein, when the switch sub-circuit is turned on, the first data signal pin of the switch sub-circuit is connected to the second data signal pin of the switch sub-circuit; When the switch sub-circuit is turned off, the first data signal pin of the switch sub-circuit is disconnected from the second data signal pin of the switch sub-circuit.

2. The circuit according to claim 1, characterized in that The circuit also includes a controller; The first data signal pin includes a first data positive signal pin and a first data negative signal pin, and the second data signal pin includes a second data positive signal pin and a second data negative signal pin; The first data positive signal pin of the switch subcircuit is connected to the data positive signal pin of the controller, and the first data negative signal pin of the switch subcircuit is connected to the data negative signal pin of the controller; The first data positive signal pin of the interface subcircuit is connected to the data positive signal pin of the controller, and the first data negative signal pin of the interface subcircuit is connected to the data negative signal pin of the controller; The second data positive signal pin of the switch subcircuit is connected to the second data positive signal pin of the interface subcircuit, and the second data negative signal pin of the switch subcircuit is connected to the second data negative signal pin of the interface subcircuit; Wherein, when the switch sub-circuit is turned on, the first data positive signal pin of the switch sub-circuit is connected to the second data positive signal pin of the switch sub-circuit, and the first data negative signal pin of the switch sub-circuit is connected to the second data negative signal pin of the switch sub-circuit; When the switch subcircuit is turned off, the first data positive signal pin of the switch subcircuit is disconnected from the second data positive signal pin thereof, and the first data negative signal pin of the switch subcircuit is disconnected from the second data negative signal pin thereof.

3. The circuit according to claim 2, characterized in that The circuit also includes a first voltage dividing sub-circuit and a second voltage dividing sub-circuit; The control signal input pin of the switch subcircuit is respectively connected to the control signal output pin of the controller and the first voltage dividing subcircuit; The enable signal input pin of the switch subcircuit is connected to the enable signal output pin of the controller and the second voltage dividing subcircuit respectively; The controller is used to output a first level signal through its own control signal output pin to control the switch subcircuit to be turned on, and to output a second level signal through its own control signal output pin to control the switch subcircuit to be turned off.

4. The circuit according to claim 3, characterized in that The circuit also includes a filtering subcircuit; The positive power pin of the switch subcircuit is connected to the first power supply end and the filter subcircuit respectively.

5. The circuit according to claim 4, characterized in that The first power supply voltage pin of the interface subcircuit is connected to the third power supply end, and the second power supply voltage pin of the interface subcircuit is connected to the third power supply end.

6. The circuit according to claim 5, characterized in that The circuit also includes a bidirectional transient suppression diode; The first pin of the bidirectional transient suppression diode is connected to the third power supply terminal, and the second pin of the bidirectional transient suppression diode is grounded.

7. The circuit according to claim 4, characterized in that The first voltage dividing subcircuit includes a first resistor and a second resistor; The first pin of the first resistor is connected to the second power supply terminal, and the second pin of the first resistor is respectively connected to the control signal input pin of the switch sub-circuit, the first pin of the second resistor, and the control signal output pin of the controller; A second pin of the second resistor is grounded.

8. The circuit according to claim 7, characterized in that The second voltage dividing sub-circuit includes a third resistor and a fourth resistor; The first pin of the third resistor is connected to the second power supply terminal, and the second pin of the third resistor is respectively connected to the enable signal input pin of the switch sub-circuit, the first pin of the fourth resistor, and the enable signal output pin of the controller; The second pin of the fourth resistor is grounded.

9. The circuit according to claim 8, characterized in that The filtering subcircuit includes a first capacitor and a second capacitor; The first pin of the first capacitor is respectively connected to the positive power pin of the switch sub-circuit, the first pin of the second capacitor, and the first power supply terminal; The second pin of the first capacitor is connected to the second pin of the second capacitor and the ground respectively.

10. An electronic device, characterized in that: The electronic device comprises the TYPE-C interface circuit described in any one of claims 1-9.