Pluggable UPS (Uninterrupted Power Supply) external maintenance bypass device

By designing the power input and output circuit, bypass circuit and power indication circuit, the problems of UPS power quality fluctuation and power outage are solved, stable power output and UPS status monitoring are achieved, and the availability and operation and maintenance convenience of UPS are improved.

CN223378945UActive Publication Date: 2025-09-23SHENZHEN STONE ELECTRIC CO LTD
View PDF 1 Cites 0 Cited by

Patent Information

Application Number
CN202422761342.7
Authority / Receiving Office
CN · China
Patent Type
Utility models(China)
Current Assignee / Owner
Filing Date
2024-11-13
Publication Date
2025-09-23
Estimated Expiration
2034-11-13

AI Technical Summary

Technical Problem

The power quality of existing pluggable UPS is degraded due to voltage fluctuations and external frequency interference. When the UPS fails, it needs to be powered off for maintenance, and it is inconvenient to monitor and manage the UPS power status.

Method used

Design power input and output circuits, bypass circuits, and power indication circuits to provide stable power output, ensure continuous power supply to the load, display UPS status information, and monitor power status through indicator lights and displays.

Benefits of technology

It achieves stable and reliable power output, avoids power outage losses, ensures continuous power supply to the load, and can intuitively display the UPS status to facilitate operation and maintenance management.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN223378945U_ABST
    Figure CN223378945U_ABST
Patent Text Reader

Abstract

The utility model relates to the technical field of pluggable UPSs, and discloses a pluggable UPS external maintenance bypass device, comprising a power supply input and output circuit which is responsible for accessing commercial power or a UPS power supply and transmitting the voltage to a load after rectification and filtering processing; the bypass circuit is used for continuously supplying power to the load when the UPS is overhauled; the power supply indicating circuit is used for displaying the working state of the UPS; the control circuit is responsible for monitoring the UPS state and controlling the on-off of the bypass maintenance circuit; the power input and output circuit, the bypass circuit and the power indication circuit are electrically connected with the control circuit. According to the utility model, stable and reliable power supply output can be provided, normal operation of load equipment is ensured, fluctuation and interference in commercial power are eliminated, and the quality of the power supply is improved; continuous power supply of the load equipment is ensured, loss caused by power failure is avoided, and smooth transition of the load equipment from UPS output to a bypass power supply is realized; and the operation state of the UPS system can be reflected in real time.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The utility model relates to the technical field of pluggable UPS, in particular to a pluggable UPS external maintenance bypass device. Background Art

[0002] A pluggable UPS is a uniquely designed power protection device that allows users to replace, upgrade, or maintain the UPS without interrupting power supply. This greatly improves the availability and flexibility of the UPS, enabling it to perform exceptionally well in a variety of application scenarios.

[0003] After searching, the patent application number CN202121762758.0 discloses a UPS dual power switching maintenance bypass system, which belongs to the field of UPS power supply. The system includes a UPS input switch, a rectifier input switch, a switching device bypass, a rectifier, an inverter, a UPS output switch, a UPS cut-off switch and a battery pack; the UPS input switch, the rectifier input switch, the rectifier, the inverter, the UPS output switch and the UPS cut-off switch are connected in sequence; a battery pack is also provided between the rectifier and the inverter; the UPS input switch is connected to phases A1, B1, C1 and N1; the rectifier is also connected to a switching device bypass. In the power supply system, power failure is prevented from causing system power outages. Using multiple power supplies, when the power supply fails or is under maintenance, the power supply will be cut off and the backup power supply will be connected to prevent system power outages, thereby causing production and economic losses.

[0004] The current pluggable UPS has voltage fluctuations and external frequency interference, which reduces the quality of the power supply. When the UPS fails, it needs to be powered off for maintenance, and cannot provide continuous power supply to the load. It is also not convenient to intuitively understand the working status and working mode of the UPS power supply, and it is not convenient for operation and maintenance personnel to monitor and manage the power supply. Therefore, we need to propose a pluggable UPS external maintenance bypass device. Utility Model Content

[0005] The purpose of the utility model is to provide a pluggable UPS external maintenance bypass device. Through the design of the power input and output circuits, it can provide stable and reliable power output, ensure the normal operation of the load equipment, eliminate fluctuations and interference in the mains power, and improve the quality of the power supply; through the design of the bypass circuit, when the UPS needs maintenance or repair, it ensures the continuous power supply of the load equipment, avoids the losses caused by power outages, and realizes the smooth transition of the load equipment from the UPS output to the bypass power supply; through the design of the power indicator circuit, it can intuitively display the status information and working mode of the UPS system, facilitating monitoring and management by operation and maintenance personnel; through the cooperation of the indicator light and the display, it can reflect the operating status and parameter changes of the UPS system in real time, providing strong support for operation and maintenance personnel, and solving the problems raised in the above background technology.

[0006] To achieve the above-mentioned purpose, the present invention provides the following technical solution: a pluggable UPS external maintenance bypass device, comprising:

[0007] Responsible for connecting to the mains or UPS power supply, and transmitting the voltage to the load after rectification and filtering;

[0008] Bypass circuit used to continuously supply power to the load during UPS maintenance;

[0009] Power indicator circuit for displaying the working status of UPS;

[0010] Responsible for monitoring the UPS status and controlling the on / off of the bypass maintenance circuit;

[0011] The power input and output circuit, the bypass circuit, and the power indication circuit are all electrically connected to the control circuit.

[0012] Preferably, the power input and output circuit includes a transformer TR1, a rectifier bridge BR1, and a chip U1. Pin 3 of the transformer TR1 is connected to pin 2 of the rectifier bridge BR1, and pin 4 of the transformer TR1 is connected to pin 4 of the rectifier bridge BR1. A capacitor C1 and a fuse F1 are connected between pins 1 and 3 of the rectifier bridge BR1. The two ends of the capacitor C1 are connected in parallel with a series resistor R1, a resistor R2, and a light-emitting diode LED1.

[0013] Preferably, a capacitor C2 is connected between pins 1 and 3 of the chip U1, a capacitor C3 is connected between pins 2 and 3 of the chip U1, a diode D1, a diode D2, and a diode D3 connected in series are arranged in parallel at both ends of the resistor R1, pin 1 of the chip U1 is connected to the connection terminals of the diodes D2 and D3, and a fuse F2 is connected to pin 1 of the chip U1.

[0014] Preferably, the bypass circuit includes a chip U2 and a MOS tube Q11, pin 1 of the chip U2 is connected to a capacitor C55, pin 3 of the chip U2 is connected to a capacitor C44, a resistor R22 and a capacitor C33 connected in series, pin 4 of the chip U2 is connected to a capacitor C10, and pin 6 of the chip U2 is connected to a resistor R66, and one end of the capacitor C55, capacitor C44, capacitor C33, capacitor C10 and resistor R66 are all grounded.

[0015] Preferably, a resistor R11 is connected between pins 2 and 10 of the chip U2, a resistor R55 is connected between the gate of the MOS tube Q11 and pin 9 of the chip U2, an inductor L11 and a resistor R33 are connected between the drain of the MOS tube Q11 and pin 10 of the chip U2, the source of the MOS tube Q11 is connected to pin 8 of the chip U2 and is connected to a grounded resistor R19, and the drain of the MOS tube Q11 is connected to a diode D11 connected to the power output end.

[0016] Preferably, the power indication circuit includes a chip U4, a MOS transistor Q1, and a MOS transistor Q6. Pin 3 of the chip U4 is connected to a capacitor C6, and pin 2 of the chip U4 is connected to resistors R5 and R8, respectively. Pin 2 of the chip U4 is connected to the gate of the MOS transistor Q1, and the drain of the MOS transistor Q1 is sequentially connected to a light-emitting diode D19 and a resistor R7.

[0017] The drain of the MOS transistor Q6 is connected to a light emitting diode D29 and a resistor R20 in sequence.

[0018] Compared with the prior art, the beneficial effects of the present invention are:

[0019] 1. This utility model can provide stable and reliable power output through the design of power input and output circuits, ensure the normal operation of load equipment, eliminate fluctuations and interference in the mains power, and improve the quality of power supply;

[0020] 2. The utility model ensures continuous power supply to the load equipment through the design of the bypass circuit when the UPS needs maintenance or overhaul, avoids losses caused by power outages, and realizes a smooth transition of the load equipment from the UPS output to the bypass power supply;

[0021] 3. Through the design of the power indicator circuit, the utility model can intuitively display the status information and working mode of the UPS system, which is convenient for operation and maintenance personnel to monitor and manage. Through the cooperation of the indicator light and the display, the operating status and parameter changes of the UPS system can be reflected in real time, providing strong support for operation and maintenance personnel. BRIEF DESCRIPTION OF THE DRAWINGS

[0022] Figure 1 This is a system block diagram of the utility model;

[0023] Figure 2 This is a circuit diagram of the power input and output circuit of the utility model;

[0024] Figure 3 This is a circuit diagram of the bypass circuit of the utility model;

[0025] Figure 4 This is a circuit diagram of the power indicator circuit of the utility model. DETAILED DESCRIPTION

[0026] The following will be combined with the drawings in the embodiments of the present invention to clearly and completely describe the technical solutions in the embodiments of the present invention. Obviously, the embodiments described are only part of the embodiments of the present invention, not all of the embodiments. Based on the embodiments of the present invention, all other embodiments obtained by ordinary technicians in this field without making creative efforts are within the scope of protection of the present invention.

[0027] See also Figure 1-4 The utility model provides a technical solution: a pluggable UPS external maintenance bypass device, comprising:

[0028] Responsible for connecting to the mains or UPS power supply, and transmitting the voltage to the load after rectification and filtering;

[0029] The power input and output circuit includes a transformer TR1, a rectifier bridge BR1, and a chip U1. Pin 3 of the transformer TR1 is connected to pin 2 of the rectifier bridge BR1, and pin 4 of the transformer TR1 is connected to pin 4 of the rectifier bridge BR1. A capacitor C1 and a fuse F1 are connected between pins 1 and 3 of the rectifier bridge BR1. The two ends of the capacitor C1 are connected in parallel with a series resistor R1, a resistor R2, and a light-emitting diode LED1.

[0030] A capacitor C2 is connected between pins 1 and 3 of the chip U1, a capacitor C3 is connected between pins 2 and 3 of the chip U1, a diode D1, a diode D2, and a diode D3 connected in series are arranged in parallel at both ends of the resistor R1, pin 1 of the chip U1 is connected to the connection terminals of the diodes D2 and D3, and a fuse F2 is connected to pin 1 of the chip U1.

[0031] Transformer TR1 is used to reduce the AC voltage to a level suitable for the circuit. Rectifier bridge BR1 is used to convert AC power into DC power. Capacitor C1 is a large-capacity capacitor used to smooth the rectified DC power and reduce voltage fluctuations.

[0032] Capacitors C2 and C3 are used for output filtering to ensure voltage stability, and diodes D1 and D2 are used to prevent reverse current and protect the circuit. Diode D3 further ensures unidirectional current flow and increases circuit stability. VP1, VP2, and VP3 are output ports that provide stable voltage to the load.

[0033] Bypass circuit used to continuously supply power to the load during UPS maintenance;

[0034] The bypass circuit includes a chip U2 and a MOS tube Q11. Pin 1 of the chip U2 is connected to a capacitor C55. Pin 3 of the chip U2 is connected to a capacitor C44, a resistor R22 and a capacitor C33 connected in series. Pin 4 of the chip U2 is connected to a capacitor C10. Pin 6 of the chip U2 is connected to a resistor R66. One end of the capacitor C55, capacitor C44, capacitor C33, capacitor C10 and resistor R66 are all grounded.

[0035] A resistor R11 is connected between pins 2 and 10 of the chip U2. A resistor R55 is connected between the gate of the MOS transistor Q11 and pin 9 of the chip U2. An inductor L11 and a resistor R33 are connected between the drain of the MOS transistor Q11 and pin 10 of the chip U2. The source of the MOS transistor Q11 is connected to pin 8 of the chip U2 and to a grounded resistor R19. The drain of the MOS transistor Q11 is connected to a diode D11 connected to the power output terminal.

[0036] VIN is the input voltage port. Capacitor C11 is used for filtering to ensure the stability of the input voltage. MOS tube Q11 is used to control the current switch and increase the voltage. Diode D11 is a rectifier diode to ensure unidirectional current flow and prevent reverse current.

[0037] Inductor L11 stores energy and boosts the voltage during the switching cycle. Capacitors C66 and C77 are output filter capacitors, smoothing the output voltage and reducing fluctuations. Resistors R22, R33, and R44 set up the feedback and compensation network to ensure system stability.

[0038] Resistors R55 and R66 are used for current detection to ensure that the current is within a safe range. VOUT is the output voltage port, which provides a boosted voltage to the load.

[0039] Power indicator circuit for displaying the working status of UPS;

[0040] The power indication circuit includes a chip U4, a MOS transistor Q1, and a MOS transistor Q6. Pin 3 of the chip U4 is connected to a capacitor C6. Pin 2 of the chip U4 is connected to resistors R5 and R8, respectively. Pin 2 of the chip U4 is connected to the gate of the MOS transistor Q1. The drain of the MOS transistor Q1 is connected in sequence to a light-emitting diode D19 and a resistor R7.

[0041] The drain of the MOS transistor Q6 is connected to a light emitting diode D29 and a resistor R20 in sequence.

[0042] Chip U4 is responsible for monitoring the power supply voltage and outputting a reset signal. Capacitor C6 is a bypass capacitor to ensure power supply stability and reduce noise. Light-emitting diode D19 is used to indicate the power supply status. When it is on, it means that the power supply (UPS) is working normally. Resistor R7 is a current-limiting resistor that protects light-emitting diode D19. Light-emitting diode D29 is used to indicate the working status of the load device. When it is on, it means that the device is in operation.

[0043] MOS transistor Q1 is used to control the on / off of light emitting diode D19, and MOS transistor Q6 is used to control the on / off of light emitting diode D29. Resistors R5 and R8 are used to set the working state and stability of the circuit.

[0044] Responsible for monitoring the UPS status and controlling the on / off of the bypass maintenance circuit;

[0045] The power input and output circuit, the bypass circuit, and the power indication circuit are all electrically connected to the control circuit.

[0046] Although the embodiments of the present invention have been shown and described, it will be understood by those skilled in the art that various changes, modifications, substitutions and variations may be made to these embodiments without departing from the principles and spirit of the present invention, and the scope of the present invention is defined by the appended claims and their equivalents.

Claims

1. A pluggable UPS external maintenance bypass device, characterized in that: include: Responsible for connecting to the mains or UPS power supply, and transmitting the voltage to the load after rectification and filtering; Bypass circuit used to continuously supply power to the load during UPS maintenance; Power indicator circuit for displaying the working status of UPS; Responsible for monitoring the UPS status and controlling the on / off of the bypass maintenance circuit; The power input and output circuit, the bypass circuit, and the power indication circuit are all electrically connected to the control circuit.

2. The pluggable UPS external maintenance bypass device according to claim 1, characterized in that: The power input and output circuit includes a transformer TR1, a rectifier bridge BR1, and a chip U1. Pin 3 of the transformer TR1 is connected to pin 2 of the rectifier bridge BR1, and pin 4 of the transformer TR1 is connected to pin 4 of the rectifier bridge BR1. A capacitor C1 and a fuse F1 are connected between pins 1 and 3 of the rectifier bridge BR1. The two ends of the capacitor C1 are connected in parallel with a series resistor R1, a resistor R2, and a light-emitting diode LED1.

3. The pluggable UPS external maintenance bypass device according to claim 2, characterized in that: A capacitor C2 is connected between pins 1 and 3 of the chip U1, a capacitor C3 is connected between pins 2 and 3 of the chip U1, a diode D1, a diode D2, and a diode D3 connected in series are arranged in parallel at both ends of the resistor R1, pin 1 of the chip U1 is connected to the connection terminals of the diodes D2 and D3, and a fuse F2 is connected to pin 1 of the chip U1.

4. The pluggable UPS external maintenance bypass device according to claim 1, characterized in that: The bypass circuit includes a chip U2 and a MOS tube Q11. Pin 1 of the chip U2 is connected to a capacitor C55. Pin 3 of the chip U2 is connected to a capacitor C44, a resistor R22 and a capacitor C33 connected in series. Pin 4 of the chip U2 is connected to a capacitor C10. Pin 6 of the chip U2 is connected to a resistor R66. One end of the capacitor C55, capacitor C44, capacitor C33, capacitor C10 and resistor R66 are all grounded.

5. The pluggable UPS external maintenance bypass device according to claim 4, characterized in that: A resistor R11 is connected between pins 2 and 10 of the chip U2. A resistor R55 is connected between the gate of the MOS transistor Q11 and pin 9 of the chip U2. An inductor L11 and a resistor R33 are connected between the drain of the MOS transistor Q11 and pin 10 of the chip U2. The source of the MOS transistor Q11 is connected to pin 8 of the chip U2 and to a grounded resistor R19. The drain of the MOS transistor Q11 is connected to a diode D11 connected to the power output terminal.

6. The pluggable UPS external maintenance bypass device according to claim 1, characterized in that: The power indication circuit includes a chip U4, a MOS transistor Q1, and a MOS transistor Q6. Pin 3 of the chip U4 is connected to a capacitor C6. Pin 2 of the chip U4 is connected to resistors R5 and R8, respectively. Pin 2 of the chip U4 is connected to the gate of the MOS transistor Q1. The drain of the MOS transistor Q1 is connected in sequence to a light-emitting diode D19 and a resistor R7. The drain of the MOS transistor Q6 is connected to a light emitting diode D29 and a resistor R20 in sequence.

Citation Information

Patent Citations

  • UPS (Uninterrupted Power Supply) dual-power-supply switching maintenance bypass system

    CN215733642U