Four K splicing processor and four K splicing display system
What is AI technical title?
AI technical title is built by Patsnap AI team. It summarizes the technical point description of the patent document.
A splicing processor and splicing display technology, which is applied to high-definition television systems, TV system components, instruments, etc., can solve the problems of complex equipment in 4K splicing display systems
Inactive Publication Date: 2016-04-20
SHENZHEN WEIGUAN VIEWS TECH
View PDF3 Cites 2 Cited by
Summary
Abstract
Description
Claims
Application Information
AI Technical Summary
This helps you quickly interpret patents by identifying the three key elements:
Problems solved by technology
Method used
Benefits of technology
Problems solved by technology
[0004] In view of this, the embodiment of the present invention provides a 4K splicing processor and a 4K splicing display system to solve the problem of complex equipment in the 4K splicing display system
Method used
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more
Image
Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
Click on the blue label to locate the original text in one second.
Reading with bidirectional positioning of images and text.
Smart Image
Examples
Experimental program
Comparison scheme
Effect test
Embodiment 1
[0017] Such as Figure 1a to Figure 1d As shown, the embodiment of the present invention provides a 4K splicing processor, including a driving circuit for processing 4K resolution signals, and the driving circuit includes an FPGA chip U5, TVS array chips U10, U11, U12, U13, and a DP signal line connector CN9, CN10, resistors R50, R52, R54, R55, R56, R58, R59, R60, R61, R62, capacitors C83, C89, C90, C93, C95, C96, C97, C98, C99, C101, C113, C114, C115, C116, C117, C118, C119, C121, C122, C123; the model of U5 is Spartan-6, the model of U10, U11, U12 and U13 are RClamp0524P, CN9 and CN10 are 24pin;
[0018] The J2 pin of U5 is connected to the 10 pin of U10 through C89, the J1 pin of U5 is connected to the 9 pin of U10 through C83, the K2 pin of U5 is connected to the 7 pin of U10 through C90, the K1 pin of U5 is connected to the 6 pin of U10 through C93 Connection, the L2 pin of U5 is connected with the 10 pin of U11 through C95, the L1 pin of U5 is connected with the 9 pin o...
Embodiment 2
[0028] Such as figure 2 As shown, the embodiment of the present invention provides a 4K splicing display system, including the 4K splicing processor 220 and the LCD splicing display 230 provided in the first embodiment of the present invention; N, where N is an integer greater than or equal to 2, N 4K splicing processors 220 are connected to N liquid crystal splicing displays 230 in one-to-one correspondence, and N 4K splicing processors 220 are sequentially connected in series through DP signal lines.
[0029] The 4K splicing display system also includes a 4K signal source device 210 and a management server 240 ; the 4K signal source device 210 is connected to the first 4K splicing processor 220 , and the management server 240 is connected to the Nth 4K splicing processor 220 .
[0030] Wherein, N may be 4, the size of the LCD splicing display 230 may be 55 inches, and the resolution may be 1080P.
[0031] Among them, the 4K splicing processor 220 and the LCD splicing displ...
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More
PUM
Login to View More
Abstract
The embodiment of the invention discloses a 4K splicing processor and a 4K splicing display system. The 4K splicing processor comprises a driving circuit used for processing a 4K resolution signal, the driving circuit comprises an FPGA chip U5, TVS array chips U10, U11, U12 and U13 and DP signal line connectors CN9 and CN10; the model of the U5 is Spartan-6, the models of the U10, the U11, the U12 and the U13 are all RClamp0524P, the CN9 is connected with the U5 through the U10 and the U11, and the CN10 is connected with the U5 through the U12 and the U13; the U5 receives the input 4K resolution signal through the CN9 to process the 4K resolution signal and outputs the processed 4K resolution signal through the CN10 to achieve 4K resolution signal looping. According to the 4K splicing processor and the 4K splicing display system, the problem that 4K splicing display system equipment is complex is solved.
Description
technical field [0001] The present invention relates to the technical field of splicing display, in particular to a 4K splicing processor and a 4K splicing display system. Background technique [0002] At present, large-screen LCD splicing display systems have been widely used in various industries. From the earliest radio and television, to the urban emergency command center, public security 110, traffic police command center, to power monitoring, finance, water conservancy, railway and other industry monitoring, as well as community, public places, factory production monitoring, etc., you can see large-screen LCD splicing Show the system figure. With the rapid development of splicing display technology, from the initial standard definition display with a resolution of 1366×768 to most of the current resolutions of 1920×1080, that is, 1080P high-definition display, users have a high demand for large-screen splicing display resolution. The requirements are getting higher a...
Claims
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More
Application Information
Patent Timeline
Application Date:The date an application was filed.
Publication Date:The date a patent or application was officially published.
First Publication Date:The earliest publication date of a patent with the same application number.
Issue Date:Publication date of the patent grant document.
PCT Entry Date:The Entry date of PCT National Phase.
Estimated Expiry Date:The statutory expiry date of a patent right according to the Patent Law, and it is the longest term of protection that the patent right can achieve without the termination of the patent right due to other reasons(Term extension factor has been taken into account ).
Invalid Date:Actual expiry date is based on effective date or publication date of legal transaction data of invalid patent.
Login to View More 
Login to View More