Data allocation using a single carrier with frequency domain equalization waveform

The method addresses the challenge of data allocation in SC-FDE wireless communication systems by configuring resource allocation types for multiple UEs, enhancing efficiency and spectral use.

WO2025032567A1PCT designated stage expired Publication Date: 2025-02-13LENOVO (SINGAPORE) PTE LTD
View PDF 3 Cites 0 Cited by

Patent Information

Application Number
PCT/IB2024/059742
Authority / Receiving Office
WO · WO
Patent Type
Applications
Current Assignee / Owner
Priority Date
2023-10-05
Filing Date
2024-10-04
Publication Date
2025-02-13

AI Technical Summary

Technical Problem

Existing wireless communication systems face challenges in efficiently allocating data resources using a single carrier with frequency domain equalization (SC-FDE) waveform, particularly in managing multiple user equipment (UE) data in shared slots or symbols.

Method used

The system employs a method where a base station transmits signaling configurations for resource allocation types, including allocating UE data in multiple SC-FDE symbols, contiguous or non-contiguous time resource blocks, and interleaved symbols, to efficiently manage data allocation for multiple UEs.

Benefits of technology

This approach enables flexible and efficient data allocation for multiple UEs, improving spectral efficiency and reducing interference in SC-FDE based wireless communication systems.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure IB2024059742_13022025_PF_FP_ABST
    Figure IB2024059742_13022025_PF_FP_ABST
Patent Text Reader

Abstract

Various aspects of the present disclosure relate to data allocation using a single carrier with frequency domain equalization (SC-FDE) waveform. Different techniques for allocating multiple user equipments (UEs) in a downlink (DL) or an uplink (UL) slot when SC-FDE waveform is used are discussed herein. Multiple UEs can be scheduled in time domain within one slot or within a symbol, and each UE is configured with one or more SC-FDE symbols and with one or more time resource blocks (TRBs) in a symbol. One or more messages are signaled to the UE that contains the allocation type of data, a demodulation reference signal (DMRS) configuration, and other configurations related to other reference signals to be counted when the UE de-maps the DL data or allocates the UL data.
Need to check novelty before this filing date? Find Prior Art

Description

DATA ALLOCATION USING A SINGLE CARRIER WITH FREQUENCY DOMAIN EQUALIZATION WAVEFORMRELATED APPLICATION

[0001] This application claims priority to U.S. Patent Application Serial No. 63 / 588,102 filed October 5, 2023 entitled “DATA ALLOCATION USING A SINGLE CARRIER WITH FREQUENCY DOMAIN EQUALIZATION WAVEFORM,” the disclosure of which is incorporated by reference herein in its entirety.TECHNICAL FIELD

[0002] The present disclosure relates to wireless communications, and more specifically to data allocation using a single carrier.BACKGROUND

[0003] A wireless communications system may include one or multiple network communication devices, such as base stations, which may support wireless communications for one or multiple user communication devices, which may be otherwise known as user equipment (UE), or other suitable terminology. The wireless communications system may support wireless communications with one or multiple user communication devices by utilizing resources of the wireless communication system (e.g., time resources (e.g., symbols, slots, subframes, frames, or the like) or frequency resources (e.g., subcarriers, carriers, or the like). Additionally, the wireless communications system may support wireless communications across various radio access technologies including third generation (3G) radio access technology, fourth generation (4G) radio access technology, fifth generation (5G) radio access technology, among other suitable radio access technologies beyond 5G (e.g., sixth generation (6G)).

[0004] A UE communicates with a network equipment (NE) in the wireless communications system, which includes transmitting data from the UE to the NE (which is also referred to as uplink (UL)) and receiving data from the NE at the UE (which is also referred to as downlink (DL)). Various resources are allocated to the UE (e.g., by the NE) for the transmission of data to the NE and reception of data from the NE.SUMMARY

[0005] An article “a” before an element is unrestricted and understood to refer to “at least one” of those elements or “one or more” of those elements. The terms “a,” “at least one,” “one or more,” and “at least one of one or more” may be interchangeable. As used herein, including in the claims, “or” as used in a list of items (e.g., a list of items prefaced by a phrase such as “at least one of’ or “one or more of’ or “one or both of’) indicates an inclusive list such that, for example, a list of at least one of A, B, or C means A or B or C or AB or AC or BC or ABC (i.e., A and B and C). Also, as used herein, the phrase “based on” shall not be construed as a reference to a closed set of conditions. For example, an example step that is described as “based on condition A” may be based on both a condition A and a condition B without departing from the scope of the present disclosure. In other words, as used herein, the phrase “based on” shall be construed in the same manner as the phrase “based at least in part on”. Further, as used herein, including in the claims, a “set” may include one or more elements.

[0006] Some implementations of the method and apparatuses described herein may further include a base station for wireless communication. The base station transmits a first signaling indicating a configuration for a resource allocation type for DL or UL data using a single carrier with frequency domain equalization (SC-FDE) waveform; transmits a second signaling indicating a configuration of time resource allocation of contiguous or non-contiguous time resource blocks (TRBs) for UE data in a SC-FDE symbol of a DL slot or an UL slot; and transmits a third signaling indicating a configuration of allocation of UE data in slots or symbols shared with one or more other UEs.

[0007] In some implementations of the method and apparatuses described herein, the resource allocation type indicates allocating the UE data in multiple SC-FDE symbols in the DL slot or the UL slot. Additionally or alternatively, the configuration of allocation of UE data indicates a starting symbol and a length of allocation in number of symbols in the DL slot or the UL slot. Additionally or alternatively, SC-FDE symbols assigned to the UE are contiguous. Additionally or alternatively, SC-FDE symbols assigned to the UE are non-contiguous. Additionally or alternatively, the configuration of allocation of UE data indicates a bit map of the assigned SC-FDE symbols in the DL slot or the UL slot. Additionally or alternatively, the allocation of UE data in a symbol is offset with a number of TRBs. Additionally or alternatively, the configuration of allocation of UE dataindicates a starting symbol and a length of the allocation in a number of symbols, and a starting time resource block (TRB) in the starting symbol. Additionally or alternatively, the configuration of allocation of UE data indicates a bit map of assigned symbols and a starting TRB in a symbol. Additionally or alternatively, SC-FDE symbols assigned to the UE are interleaved with SC-FDE symbols of the one or more other UEs. Additionally or alternatively, the resource allocation type indicates allocating the UE data in one or more TRBs in the SC-FDE symbol shared with other UEs. Additionally or alternatively, the configuration of allocation of UE data indicates a starting TRB and a length of contiguous TRBs in the SC-FDE symbol. Additionally or alternatively, the UE is configured with a time gap interval between allocation of the UE data and allocation of data to the one or more other UEs in the SC-FDE symbol. Additionally or alternatively, the configuration of allocation of UE data indicates a bit map for assigned non-contiguous TRBs in the SC-FDE symbol. Additionally or alternatively, assigned SC-FDE TRBs in a symbol are interleaved with TRBs of the one or more other UEs. Additionally or alternatively, the configuration of allocation of UE data indicates a bit map for the assigned interleaved TRBs in the SC-FDE symbol. Additionally or alternatively, the configuration of allocation of UE data indicates a starting TRB and an interleaving depth of data allocation. Additionally or alternatively, the resource allocation type indicates a slot-based allocation of the UE data and a complete DL slot or UL slot with corresponding reference signals (RS) is assigned to a single UE. Additionally or alternatively, a guard interval is at least one of 6.125%, 12.5% or 25% of a length of the SC-FDE symbol. Additionally or alternatively, a length of the TRBs is one or both of 16 or 8 sub-symbols, and a length of the SC-FDE symbol including a guard interval is an integer power to a base 2. Additionally or alternatively, a fast Fourier transform (FFT) length of an SC-FDE symbol including a guard interval is at least one of 128, 256, 512, 1024, or 2048 for TRB length of 8 sub-symbols, and at least one of 256, 512, 1024, 2048, or 4096 for TRB length of 16 sub-symbols.

[0008] Some implementations of the method and apparatuses described herein may further include a UE for wireless communication. The UE receives a first signaling indicating a configuration for a resource allocation type for DL or UL data using a SC-FDE waveform; receives a second signaling indicating a configuration of time resource allocation of contiguous or noncontiguous TRBs for UE data in a SC-FDE symbol of a DL slot or an UL slot; and receives a thirdsignaling indicating a configuration of allocation of UE data in slots or symbols shared with one or more other UEs.

[0009] In some implementations of the method and apparatuses described herein, the resource allocation type indicates allocating the UE data in multiple SC-FDE symbols in the DL slot or the UL slot. Additionally or alternatively, the configuration of allocation of UE data indicates a starting symbol and a length of allocation in number of symbols in the DL slot or the UL slot. Additionally or alternatively, SC-FDE symbols assigned to the UE are contiguous. Additionally or alternatively, SC-FDE symbols assigned to the UE are non-contiguous. Additionally or alternatively, the configuration of allocation of UE data indicates a bit map of the assigned SC-FDE symbols in the DL slot or the UL slot. Additionally or alternatively, the allocation of UE data in a symbol is offset with a number of TRBs. Additionally or alternatively, the configuration of allocation of UE data indicates a starting symbol and a length of the allocation in a number of symbols, and a starting TRB in the starting symbol. Additionally or alternatively, the configuration of allocation of UE data indicates a bit map of assigned symbols and a starting TRB in a symbol. Additionally or alternatively, SC-FDE symbols assigned to the UE are interleaved with SC-FDE symbols of the one or more other UEs. Additionally or alternatively, the resource allocation type indicates allocating the UE data in one or more TRBs in the SC-FDE symbol shared with the one or more other UEs. Additionally or alternatively, the configuration of allocation of UE data indicates a starting TRB and a length of contiguous TRBs in the SC-FDE symbol. Additionally or alternatively, the UE is configured with a time gap interval between allocation of the UE data and allocation of data to the one or more other UEs in the SC-FDE symbol. Additionally or alternatively, the configuration of allocation of UE data indicates a bit map for assigned non-contiguous TRBs in the SC-FDE symbol. Additionally or alternatively, assigned SC-FDE TRBs in a symbol are interleaved with TRBs of the one or more other UEs. Additionally or alternatively, the configuration of allocation of UE data indicates a bit map for the assigned interleaved TRBs in the SC-FDE symbol. Additionally or alternatively, the configuration of allocation of UE data indicates a starting TRB and an interleaving depth of data allocation. Additionally or alternatively, the resource allocation type indicates a slotbased allocation of the UE data and a complete DL slot or UL slot with corresponding RS is assigned to a single UE. Additionally or alternatively, a guard interval is at least one of 6.125%, 12.5% or 25% of a length of the SC-FDE symbol. Additionally or alternatively, a length of theTRBs is one or both of 16 or 8 sub-symbols, and a length of the SC-FDE symbol including a guard interval is an integer power to a base 2. Additionally or alternatively, a FFT length of an SC-FDE symbol including a guard interval is at least one of 128, 256, 512, 1024, or 2048 for TRB length of 8 sub-symbols, and at least one of 256, 512, 1024, 2048, or 4096 for TRB length of 16 sub-symbols.

[0010] Some implementations of the method and apparatuses described herein may further include a processor for wireless communication. The processor receives a first signaling indicating a configuration for a resource allocation type for DE or UE data using a SC-FDE waveform; receives a second signaling indicating a configuration of time resource allocation of contiguous or non-contiguous TRBs for UE data in a SC-FDE symbol of a DL slot or an UL slot; and receives a third signaling indicating a configuration of allocation of UE data in slots or symbols shared with one or more other UEs.

[0011] In some implementations of the method and apparatuses described herein, the resource allocation type indicates allocating the UE data in multiple SC-FDE symbols in the DL slot or the UL slot. Additionally or alternatively, the configuration of allocation of UE data indicates a starting symbol and a length of allocation in number of symbols in the DL slot or the UL slot. Additionally or alternatively, SC-FDE symbols assigned to the UE are contiguous. Additionally or alternatively, SC-FDE symbols assigned to the UE are non-contiguous. Additionally or alternatively, the configuration of allocation of UE data indicates a bit map of the assigned SC-FDE symbols in the DL slot or the UL slot. Additionally or alternatively, the allocation of UE data in a symbol is offset with a number of TRBs. Additionally or alternatively, the configuration of allocation of UE data indicates a starting symbol and a length of the allocation in a number of symbols, and a starting TRB in the starting symbol. Additionally or alternatively, the configuration of allocation of UE data indicates a bit map of assigned symbols and a starting TRB in a symbol. Additionally or alternatively, SC-FDE symbols assigned to the UE are interleaved with SC-FDE symbols of the one or more other UEs. Additionally or alternatively, the resource allocation type indicates allocating the UE data in one or more TRBs in the SC-FDE symbol shared with other UEs. Additionally or alternatively, the configuration of allocation of UE data indicates a starting TRB and a length of contiguous TRBs in the SC-FDE symbol. Additionally or alternatively, the processor is configured with a time gap interval between allocation of the UE data and allocation of data to the one or more other UEs in the SC-FDE symbol. Additionally or alternatively, the configuration of allocation ofUE data indicates a bit map for assigned non-contiguous TRBs in the SC-FDE symbol. Additionally or alternatively, assigned SC-FDE TRBs in a symbol are interleaved with TRBs of the one or more other UEs. Additionally or alternatively, the configuration of allocation of UE data indicates a bit map for the assigned interleaved TRBs in the SC-FDE symbol. Additionally or alternatively, the configuration of allocation of UE data indicates a starting TRB and an interleaving depth of data allocation. Additionally or alternatively, the resource allocation type indicates a slot-based allocation of the UE data and a complete DL slot or UL slot with corresponding RS is assigned to a single UE. Additionally or alternatively, a guard interval is at least one of 6.125%, 12.5% or 25% of a length of the SC-FDE symbol. Additionally or alternatively, a length of the TRBs is one or both of 16 or 8 sub-symbols, and a length of the SC-FDE symbol including a guard interval is an integer power to a base 2. Additionally or alternatively, a FFT length of an SC-FDE symbol including a guard interval is at least one of 128, 256, 512, 1024, or 2048 for TRB length of 8 sub-symbols, and at least one of 256, 512, 1024, 2048, or 4096 for TRB length of 16 sub-symbols.

[0012] Some implementations of the method and apparatuses described herein may further include a method performed by a base station, the method comprising: transmitting a first signaling indicating a configuration for a resource allocation type for DL or UL data using a SC-FDE waveform; transmitting a second signaling indicating a configuration of time resource allocation of contiguous or non-contiguous TRBs for UE data in a SC-FDE symbol of a DL or an UL slot; and transmitting a third signaling indicating a configuration of allocation of UE data in slots or symbols shared with one or more other UEs.

[0013] In some implementations of the method and apparatuses described herein, the method further comprises: the resource allocation type indicates allocating the UE data in multiple SC-FDE symbols in the DL slot or the UL slot. Additionally or alternatively, the configuration of allocation of UE data indicates a starting symbol and a length of allocation in number of symbols in the DL slot or the UL slot. Additionally or alternatively, SC-FDE symbols assigned to the UE are contiguous. Additionally or alternatively, SC-FDE symbols assigned to the UE are non-contiguous. Additionally or alternatively, the configuration of allocation of UE data indicates a bit map of the assigned SC-FDE symbols in the DL slot or the UL slot. Additionally or alternatively, the allocation of UE data in a symbol is offset with a number of TRBs. Additionally or alternatively, the configuration of allocation of UE data indicates a starting symbol and a length of the allocation in anumber of symbols, and a starting TRB in the starting symbol. Additionally or alternatively, the configuration of allocation of UE data indicates a bit map of assigned symbols and a starting TRB in a symbol. Additionally or alternatively, SC-FDE symbols assigned to the UE are interleaved with SC-FDE symbols of the one or more other UEs. Additionally or alternatively, the resource allocation type indicates allocating the UE data in one or more TRBs in the SC-FDE symbol shared with other UEs. Additionally or alternatively, the configuration of allocation of UE data indicates a starting TRB and a length of contiguous TRBs in the SC-FDE symbol. Additionally or alternatively, the UE is configured with a time gap interval between allocation of the UE data and allocation of data to the one or more other UEs in the SC-FDE symbol. Additionally or alternatively, the configuration of allocation of UE data indicates a bit map for assigned non-contiguous TRBs in the SC-FDE symbol. Additionally or alternatively, assigned SC-FDE TRBs in a symbol are interleaved with TRBs of the one or more other UEs. Additionally or alternatively, the configuration of allocation of UE data indicates a bit map for the assigned interleaved TRBs in the SC-FDE symbol. Additionally or alternatively, the configuration of allocation of UE data indicates a starting TRB and an interleaving depth of data allocation. Additionally or alternatively, the resource allocation type indicates a slot-based allocation of the UE data and a complete DL slot or UL slot with corresponding RS is assigned to a single UE. Additionally or alternatively, a guard interval is at least one of 6.125%, 12.5% or 25% of a length of the SC-FDE symbol. Additionally or alternatively, a length of the TRBs is one or both of 16 or 8 sub-symbols, and a length of the SC- FDE symbol including a guard interval is an integer power to a base 2. Additionally or alternatively, a FFT length of an SC-FDE symbol including a guard interval is at least one of 128, 256, 512, 1024, or 2048 for TRB length of 8 sub-symbols, and at least one of 256, 512, 1024, 2048, or 4096 for TRB length of 16 sub-symbols.

[0014] Some implementations of the method and apparatuses described herein may further include a method performed by a UE, the method comprising: receiving a first signaling indicating a configuration for a resource allocation type for DL or UL data using a SC-FDE waveform; receiving a second signaling indicating a configuration of time resource allocation of contiguous or non-contiguous TRBs for UE data in a SC-FDE symbol of a DL slot or an UL slot; and receiving a third signaling indicating a configuration of allocation of UE data in slots or symbols shared with one or more other UEs.

[0015] In some implementations of the method and apparatuses described herein, the method further comprises the resource allocation type indicates allocating the UE data in multiple SC-FDE symbols in the DL slot or the UL slot. Additionally or alternatively, the configuration of allocation of UE data indicates a starting symbol and a length of allocation in number of symbols in the DL slot or the UL slot. Additionally or alternatively, SC-FDE symbols assigned to the UE are contiguous. Additionally or alternatively, SC-FDE symbols assigned to the UE are non-contiguous. Additionally or alternatively, the configuration of allocation of UE data indicates a bit map of the assigned SC-FDE symbols in the DL slot or the UL slot. Additionally or alternatively, the allocation of UE data in a symbol is offset with a number of TRBs. Additionally or alternatively, the configuration of allocation of UE data indicates a starting symbol and a length of the allocation in a number of symbols, and a starting TRB in the starting symbol. Additionally or alternatively, the configuration of allocation of UE data indicates a bit map of assigned symbols and a starting TRB in a symbol. Additionally or alternatively, SC-FDE symbols assigned to the UE are interleaved with SC-FDE symbols of the one or more other UEs. Additionally or alternatively, the resource allocation type indicates allocating the UE data in one or more TRBs in the SC-FDE symbol shared with other UEs. Additionally or alternatively, the configuration of allocation of UE data indicates a starting TRB and a length of contiguous TRBs in the SC-FDE symbol. Additionally or alternatively, the UE is configured with a time gap interval between allocation of the UE data and allocation of data to the one or more other UEs in the SC-FDE symbol. Additionally or alternatively, the configuration of allocation of UE data indicates a bit map for assigned non-contiguous TRBs in the SC-FDE symbol. Additionally or alternatively, assigned SC-FDE TRBs in a symbol are interleaved with TRBs of the one or more other UEs. Additionally or alternatively, the configuration of allocation of UE data indicates a bit map for the assigned interleaved TRBs in the SC-FDE symbol. Additionally or alternatively, the configuration of allocation of UE data indicates a starting TRB and an interleaving depth of data allocation. Additionally or alternatively, the resource allocation type indicates a slot-based allocation of the UE data and a complete DL slot or UL slot with corresponding RS is assigned to a single UE. Additionally or alternatively, a guard interval is at least one of 6.125%, 12.5% or 25% of a length of the SC-FDE symbol. Additionally or alternatively, a length of the TRBs is one or both of 16 or 8 sub-symbols, and a length of the SC- FDE symbol including a guard interval is an integer power to a base 2. Additionally or alternatively, a FFT length of an SC-FDE symbol including a guard interval is at least one of 128, 256, 512, 1024,or 2048 for TRB length of 8 sub-symbols, and at least one of 256, 512, 1024, 2048, or 4096 for TRB length of 16 sub-symbols.BRIEF DESCRIPTION OF THE DRAWINGS

[0016] Figure 1 illustrates an example of a wireless communications system in accordance with aspects of the present disclosure.

[0017] Figure 2 illustrates an example of scheduling UE data in a SC-FDE slot in accordance with aspects of the present disclosure.

[0018] Figure 3 illustrates an example of a data configuration message 300 in accordance with aspects of the present disclosure.

[0019] Figure 4 illustrates an example of a time allocation message in accordance with aspects of the present disclosure.

[0020] Figure 5 illustrates an example of scheduling data of multiple UEs in a slot with corresponding demodulation reference signal (DMRS) in accordance with aspects of the present disclosure.

[0021] Figure 6 illustrates an example of scheduling data of multiple UEs using contiguous data symbols in accordance with aspects of the present disclosure.

[0022] Figure 7 illustrates an example of scheduling multiple UEs in a SC-FDE symbol in accordance with aspects of the present disclosure.

[0023] Figure 8 illustrates an example of a time allocation message in accordance with aspects of the present disclosure.

[0024] Figure 9 illustrates an example of scheduling multiple UEs in a SC-FDE symbol with DMRS sequence prior to UE data in accordance with aspects of the present disclosure.

[0025] Figure 10 illustrates an example of interleaving data of multiple UEs in a SC-FDE symbol in accordance with aspects of the present disclosure.

[0026] Figure 11 illustrates an example of a time allocation message in accordance with aspects of the present disclosure.

[0027] Figure 12 illustrates an example of a UE in accordance with aspects of the present disclosure.

[0028] Figure 13 illustrates an example of a processor in accordance with aspects of the present disclosure.

[0029] Figure 14 illustrates an example of a NE in accordance with aspects of the present disclosure.

[0030] Figure 15 illustrates a flowchart of a method performed by a UE in accordance with aspects of the present disclosure.

[0031] Figure 16 illustrates a flowchart of a method performed by a NE in accordance with aspects of the present disclosure.DETAIEED DESCRIPTION

[0032] SC-FDE is a waveform for wireless communications systems, such as 6G, that has various benefits such as low peak-to-average power (PAPR) allowing for better coverage and low power consumption at the UE, robustness against radio frequency (RF) impairments especially at high frequency, and so forth. Furthermore, SC-FDE allows for simpler receiver implementation, and hence low processing power consumption which makes it appealing for low power devices that do not require high throughput and a high number of antennas such as reduced-capability (Redcap) devices. One aspect of SC-FDE to be considered for the waveform design is the user data allocation and user multiplexing. Unlike cyclic -prefix orthogonal frequency division multiplexing (CP- OFDM) and discrete Fourier transform spread orthogonal frequency division multiplexing (DFT-s- OFDM), data allocation and UE scheduling for a single carrier in SC-FDE is performed in a time manner.

[0033] Many devices (e.g., UEs and NEs) support multiple waveforms including those used in legacy (e.g., previous generation) wireless communications systems. It is beneficial to reuse some configuration parameters used in legacy systems (e.g., using CP-OFDM or DFT-s-OFDM configuration parameters in 5G for SC-FDE in 6G). For example, the definition of the slot and symbols, resource (time) block, fast Fourier transform (FFT) length, DMRS allocation, and so forth. However, there are some SC-FDE dedicated parameters for allocating UEs using an SC-FDEwaveform that are not used in legacy systems. The configuration and signaling for these SC-FDE dedicated parameters is specified for the devices (e.g., UEs and NEs) to use the SC-FDE waveform. The techniques discussed herein specify options for DL or UL data allocation, multi-UE (also referred to as multi-user) scheduling, and the related configuration for SC-FDE.

[0034] Different techniques for allocating multiple UEs (also referred to as multiple users) in a DL or UL slot when SC-FDE waveform is used are discussed herein. To allow for frequency domain equalization at the receiver using FFT, in one or more implementations the length of an SC- FDE symbol including the guard interval (GI) is integer power to the base 2. UE data is allocated in one or more time resource blocks (TRBs), which is a block of contiguous sub-symbols (constellation points) defined as a unit of data allocated within a SC-FDE symbol.

[0035] Multiple UEs can be scheduled in time domain within one slot or within a symbol, and each UE is configured with one or more SC-FDE symbols and with one or more TRBs in a symbol. One or more radio resource control (RRC) messages are signaled to the UE that contains the allocation type of data, the DMRS configuration, and other configurations related to other reference signals to be counted when the UE de-maps the DL data or allocates the UL data. The allocation type can be typeO, in which the UEs are allocated in slot based. Each UE is assigned with one or both of a complete DL slot or a complete UL slot. Additionally or alternatively, the allocation type can be typel, in which the UE is assigned with one or more symbols in a slot. Additionally or alternatively, the allocation type can be type2, in which the UE is assigned with one or more TRBs in a symbol.

[0036] The techniques discussed herein allow multiple UEs to be mapped to a DL slot or an UL slot, or to a DL symbol or an UL symbol. Accordingly, the techniques discussed herein describe data allocation for multiple UEs using SC-FDE. The techniques discussed herein further provide flexibility in allocating data for multiple UEs using SC-FDE by supporting assigning UEs to complete slots, assigning UEs to one or more symbols in a slot, or assigning UEs to one or more TRBs in a symbol.

[0037] Aspects of the present disclosure are described in the context of a wireless communications system.

[0038] Figure 1 illustrates an example of a wireless communications system 100 in accordance with aspects of the present disclosure. The wireless communications system 100 may include one or more NE 102, one or more UE 104, and a core network (CN) 106. The wireless communications system 100 may support various radio access technologies. In some implementations, the wireless communications system 100 may be a 4G network, such as an LTE network or an LTE- Advanced (LTE-A) network. In some other implementations, the wireless communications system 100 may be a new radio (NR) network, such as a 5G network, a 5G-Advanced (5G-A) network, or a 5G ultrawideband (5G-UWB) network. In other implementations, the wireless communications system 100 may be a combination of a 4G network and a 5G network, or other suitable radio access technology including Institute of Electrical and Electronics Engineers (IEEE) 802.11 (Wi-Fi), IEEE 802.16 (WiMAX), IEEE 802.20. The wireless communications system 100 may support radio access technologies beyond 5G, for example, 6G. Additionally, the wireless communications system 100 may support technologies, such as time division multiple access (TDMA), frequency division multiple access (FDMA), or code division multiple access (CDMA), etc.

[0039] The one or more NE 102 may be dispersed throughout a geographic region to form the wireless communications system 100. One or more of the NE 102 described herein may be or include or may be referred to as a network node, a base station, a network element, a network function, a network entity, a radio access network (RAN), a NodeB, an eNodeB (eNB), a nextgeneration NodeB (gNB), or other suitable terminology. An NE 102 and a UE 104 may communicate via a communication link, which may be a wireless or wired connection. For example, an NE 102 and a UE 104 may perform wireless communication (e.g., receive signaling, transmit signaling) over a Uu interface.

[0040] An NE 102 may provide a geographic coverage area for which the NE 102 may support services for one or more UEs 104 within the geographic coverage area. For example, an NE 102 and a UE 104 may support wireless communication of signals related to services (e.g., voice, video, packet data, messaging, broadcast, etc.) according to one or multiple radio access technologies. In some implementations, an NE 102 may be moveable, for example, a satellite associated with a nonterrestrial network (NTN). In some implementations, different geographic coverage areas associated with the same or different radio access technologies may overlap, but the different geographic coverage areas may be associated with different NE 102.

[0041] The one or more UE 104 may be dispersed throughout a geographic region of the wireless communications system 100. A UE 104 may include or may be referred to as a remote unit, a mobile device, a wireless device, a remote device, a subscriber device, a transmitter device, a receiver device, or some other suitable terminology. In some implementations, the UE 104 may be referred to as a unit, a station, a terminal, or a client, among other examples. Additionally, or alternatively, the UE 104 may be referred to as an Internet-of-Things (loT) device, an Internet-of- Everything (loE) device, or machine-type communication (MTC) device, among other examples.

[0042] A UE 104 may be able to support wireless communication directly with other UEs 104 over a communication link. For example, a UE 104 may support wireless communication directly with another UE 104 over a device-to-device (D2D) communication link. In some implementations, such as vehicle-to-vehicle (V2V) deployments, vehicle-to-everything (V2X) deployments, or cellular-V2X deployments, the communication link may be referred to as a sidelink. For example, a UE 104 may support wireless communication directly with another UE 104 over a PC5 interface.

[0043] An NE 102 may support communications with the CN 106, or with another NE 102, or both. For example, an NE 102 may interface with other NE 102 or the CN 106 through one or more backhaul links (e.g., SI, N2, N6, or other network interface). In some implementations, the NE 102 may communicate with each other directly. In some other implementations, the NE 102 may communicate with each other indirectly (e.g., via the CN 106). In some implementations, one or more NE 102 may include subcomponents, such as an access network entity, which may be an example of an access node controller (ANC). An ANC may communicate with the one or more UEs 104 through one or more other access network transmission entities, which may be referred to as a radio heads, smart radio heads, or transmission-reception points (TRPs).

[0044] The CN 106 may support user authentication, access authorization, tracking, connectivity, and other access, routing, or mobility functions. The CN 106 may be an evolved packet core (EPC), or a 5G core (5GC), which may include a control plane entity that manages access and mobility (e.g., a mobility management entity (MME), an access and mobility management functions (AMF)) and a user plane entity that routes packets or interconnects to external networks (e.g., a serving gateway (S-GW), a packet data network (PDN) gateway (P-GW), or a user plane function (UPF)). In some implementations, the control plane entity may manage non-access stratum (NAS) functions, such as mobility, authentication, and bearer management (e.g.,data bearers, signal bearers, etc.) for the one or more UEs 104 served by the one or more NE 102 associated with the CN 106.

[0045] The CN 106 may communicate with a packet data network over one or more backhaul links (e.g., via an SI, N2, N6, or other network interface). The packet data network may include an application server. In some implementations, one or more UEs 104 may communicate with the application server. A UE 104 may establish a session (e.g., a protocol data unit (PDU) session, or the like) with the CN 106 via an NE 102. The CN 106 may route traffic (e.g., control information, data, and the like) between the UE 104 and the application server using the established session (e.g., the established PDU session). The PDU session may be an example of a logical connection between the UE 104 and the CN 106 (e.g., one or more network functions of the CN 106).

[0046] In the wireless communications system 100, the NEs 102 and the UEs 104 may use resources of the wireless communications system 100 (e.g., time resources (e.g., symbols, slots, subframes, frames, or the like) or frequency resources (e.g., subcarriers, carriers)) to perform various operations (e.g., wireless communications). In some implementations, the NEs 102 and the UEs 104 may support different resource structures. For example, the NEs 102 and the UEs 104 may support different frame structures. In some implementations, such as in 4G, the NEs 102 and the UEs 104 may support a single frame structure. In some other implementations, such as in 5G and among other suitable radio access technologies, the NEs 102 and the UEs 104 may support various frame structures (i.e., multiple frame structures). The NEs 102 and the UEs 104 may support various frame structures based on one or more numerologies.

[0047] One or more numerologies may be supported in the wireless communications system 100, and a numerology may include a subcarrier spacing and a cyclic prefix. A first numerology (e.g., / r=0) may be associated with a first subcarrier spacing (e.g., 15 kHz) and a normal cyclic prefix. In some implementations, the first numerology (e.g., / r=0) associated with the first subcarrier spacing (e.g., 15 kHz) may utilize one slot per subframe. A second numerology (e.g., / r=l) may be associated with a second subcarrier spacing (e.g., 30 kHz) and a normal cyclic prefix. A third numerology (e.g., / r=2) may be associated with a third subcarrier spacing (e.g., 60 kHz) and a normal cyclic prefix or an extended cyclic prefix. A fourth numerology (e.g., / r=3) may be associated with a fourth subcarrier spacing (e.g., 120 kHz) and a normal cyclic prefix. A fifthnumerology (e.g., / r=4) may be associated with a fifth subcarrier spacing (e.g., 240 kHz) and a normal cyclic prefix.

[0048] A time interval of a resource (e.g., a communication resource) may be organized according to frames (also referred to as radio frames). Each frame may have a duration, for example, a 10 millisecond (ms) duration. In some implementations, each frame may include multiple subframes. For example, each frame may include 10 subframes, and each subframe may have a duration, for example, a 1 ms duration. In some implementations, each frame may have the same duration. In some implementations, each subframe of a frame may have the same duration.

[0049] Additionally or alternatively, a time interval of a resource (e.g., a communication resource) may be organized according to slots. For example, a subframe may include a number (e.g., quantity) of slots. The number of slots in each subframe may also depend on the one or more numerologies supported in the wireless communications system 100. For instance, the first, second, third, fourth, and fifth numerologies (i.e., / r=0, jU=l , / r=2, / r=3, / r=4) associated with respective subcarrier spacings of 15 kHz, 30 kHz, 60 kHz, 120 kHz, and 240 kHz may utilize a single slot per subframe, two slots per subframe, four slots per subframe, eight slots per subframe, and 16 slots per subframe, respectively. Each slot may include a number (e.g., quantity) of symbols (e.g., OFDM symbols). In some implementations, the number (e.g., quantity) of slots for a subframe may depend on a numerology. For a normal cyclic prefix, a slot may include 14 symbols. For an extended cyclic prefix (e.g., applicable for 60 kHz subcarrier spacing), a slot may include 12 symbols. The relationship between the number of symbols per slot, the number of slots per subframe, and the number of slots per frame for a normal cyclic prefix and an extended cyclic prefix may depend on a numerology. It should be understood that reference to a first numerology (e.g., / r=0) associated with a first subcarrier spacing (e.g., 15 kHz) may be used interchangeably between subframes and slots.

[0050] In the wireless communications system 100, an electromagnetic (EM) spectrum may be split, based on frequency or wavelength, into various classes, frequency bands, frequency channels, etc. By way of example, the wireless communications system 100 may support one or multiple operating frequency bands, such as frequency range designations FR1 (410 MHz - 7.125 GHz), FR2 (24.25 GHz - 52.6 GHz), FR3 (7.125 GHz - 24.25 GHz), FR4 (52.6 GHz - 114.25 GHz), FR4a or FR4-1 (52.6 GHz - 71 GHz), and FR5 (114.25 GHz - 300 GHz). In some implementations, the NEs 102 and the UEs 104 may perform wireless communications over one ormore of the operating frequency bands. In some implementations, FR1 may be used by the NEs 102 and the UEs 104, among other equipment or devices for cellular communications traffic (e.g., control information, data). In some implementations, FR2 may be used by the NEs 102 and the UEs 104, among other equipment or devices for short-range, high data rate capabilities.

[0051] FR1 may be associated with one or multiple numerologies (e.g., at least three numerologies). For example, FR1 may be associated with a first numerology (e.g., / r=0), which includes 15 kHz subcarrier spacing; a second numerology (e.g., / r=l), which includes 30 kHz subcarrier spacing; and a third numerology (e.g., / r=2), which includes 60 kHz subcarrier spacing. FR2 may be associated with one or multiple numerologies (e.g., at least 2 numerologies). For example, FR2 may be associated with a third numerology (e.g., / r=2), which includes 60 kHz subcarrier spacing; and a fourth numerology (e.g., / r=3), which includes 120 kHz subcarrier spacing.

[0052] Multiple UEs 104 can be scheduled in time domain to communicated with a NE 102. The multiple UEs 104 can be scheduled within one slot or within a symbol, and each UE 104 is configured with one or more SC-FDE symbols and with one or more TRBs in a symbol. The NE 102 transmits signalings to the UEs 104 indicating one or more RRC messages that contain the allocation type of data, the DMRS configuration, and other configurations related to other reference signals to be counted when the UEs 104 de-map the DL data or allocate the UL data. The allocation type can be typeO, in which the UEs 104 are allocated in slot based. Each UE 104 is assigned with one or both of a complete DL slot or a complete UL slot. Additionally or alternatively, the allocation type can be typel, in which each UE 104 is assigned with one or more symbols in a slot. Additionally or alternatively, the allocation type can be type2, in which each UE 104 is assigned with one or more TRBs in a symbol.

[0053] Communication between devices discussed herein, such as between UEs 104 and network entities 102, is performed using any of a variety of different signaling. For example, such signaling can be any of various messages, requests, or responses, such as triggering messages, configuration messages, and so forth. By way of another example, such signaling can be any of various signaling mediums or protocols over which messages are conveyed, such as any combination of radio resource control (RRC), downlink control information (DCI), uplink controlinformation (UCI), sidelink control information (SCI), medium access control element (MAC-CE), sidelink positioning protocol (SLPP), PC5 radio resource control (PC5-RRC) and so forth.

[0054] With respect to resource allocation in time domain, when the UE 104 is scheduled to receive physical downlink shared channel (PDSCH) by a downlink control information (DCI), the time domain resource assignment field value m of the DCI provides a row index m + 1 to an allocation table. The determination of the used resource allocation table is defined in 3rdgeneration partnership project (3GPP) technical specification (TS) 38.214, clause 5.1.2.1.1. The indexed row defines the slot offset Ko, the start and length indicator value (SLIV), or directly the start symbol S and the allocation length L, and the PDSCH mapping type to be assumed in the PDSCH reception.

[0055] Given the parameter values of the indexed row:The slot allocated for the PDSCH is Ks, whereif UE is configured with ca-SlotOffset for at least one of the scheduled and scheduling cell, and , otherwise, and where n is the slot with the scheduling DO, and Ko isbased on the numerology of PDSCH, and PDSCH and ’DCCH are the subcarrier spacing configurations for PDSCH and physical downlink control channel (PDCCH), respectively, andOffset, PDCCHoffsetand the> respectively, which are determined by higher-layer configured ca-SlotOffset, for the cell receiving the PDCCH respectively,offset PDSCHand / iOffset, PDSCH are theoffsetand the^* , respectively, which are determined by higher-layer configured ca-SlotOffset for the cell receiving the PDSCH, as defined in 3GPP TS 38.211 clause 4.5.The reference point So for starting symbol S is defined as:if configured with referenceOfSLIVDCI-1 -2, and when receiving PDSCH scheduled by DCI format 1_2 with cyclic redundancy check (CRC) scrambled by C-RNTI, MCS-C-RNTI, CS-RNTI with Ko=0, and PDSCH mapping Type B, the starting symbol S is relative to the starting symbol So of the PDCCH monitoring occasion where DCI format 1_2 is detected; when the PDCCH reception includes two PDCCH candidates from two respective search space sets, as described in 3GPP TS 38.213 clause 10.1, the PDCCH candidate that starts later in time is used for the purpose of determining the starting symbol So; otherwise, the starting symbol S is relative to the start of the slot using So=O.The number of consecutive symbols L counting from the starting symbol S allocated for the PDSCH are determined from the start and length indicator SLIV :•f(L-l) < 7 . ifvthenSLIV = 14 • (L - 1) + S elseSLIV = 14 - (14 - L + 1) + (14 -1 - S) where 0 < L < 14— 5 , and the PDSCH mapping type is set to Type A or Type B as defined in 3GPP TS 38.211 Clause7.4.1.1.2.

[0056] The UE shall consider the S and L combinations defined in Table 1 satisfying50+ 5 + L < 14 So+S + L< 12 for normal cyclic prefix and for extended cyclic prefix as validPDSCH allocations:Table 1: Valid S and L combinationsNote 1: S = 3 is applicable only if dmrs-TypeA-Position = 3

[0057] When configured with subcarrier spacing (SCS) m = 5 or m = 6, the UE does not expect to be scheduled with more than one unicast PDSCH in a slot, by a single DCI scheduling multiple PDSCHs or by multiple DCIs, where multiple DCIs are not associated with control resource sets (CORESETs) having different coresetpoollndex.

[0058] When receiving PDSCH scheduled by DCI format 1_1 or 1_2 in PDCCH with CRC scrambled by C-RNTI, MCS-C-RNTI, or CS-RNTI with new data indicator (NDI)=1, if the UE is configured with pdsch-AggregationF actor in pdsch-config, the same symbol allocation is applied across the pdsch-AggregationFactor consecutive slots. When receiving PDSCH scheduled by DCI format 1_1 or 1_2 in PDCCH with CRC scrambled by CS-RNTI with ND 1=0, or PDSCH scheduled without corresponding PDCCH transmission using sps-Config and activated by DCI format 1_1 or 1_2, the same symbol allocation is applied across the pdsch-AggregationFactor, in sps-Config if configured, or across the pdsch-AggregationFactor in pdsch-config otherwise, consecutive slots. The UE may expect that the transport block (TB) is repeated within each symbol allocation among each of the pdsch-AggregationFactor consecutive slots and the PDSCH is limited to a single transmission layer. For PDSCH scheduled by DCI format 1_1 or 1_2 in PDCCH with CRC scrambled by CS-RNTI with ND 1=0, or PDSCH scheduled without corresponding PDCCH transmission using sps-Config and activated by DCI format 1_1 or 1_2, the UE is not expected to be configured with the time duration for the reception of pdsch-AggregationFactor repetitions, in sps- Config if configured, or across the pdsch-AggregationFactor in pdsch-config otherwise, larger than the time duration derived by the periodicity P obtained from the corresponding sps-Config. The redundancy version to be applied on the nth transmission occasion of the TB, where n = 0, 1, ...pdsch-AggregationFactor -1, is determined according to Table 2 and "rvid indicated by the DCI scheduling the PDSCH" in Table 2 is assumed to be 0 for PDSCH scheduled without corresponding PDCCH transmission using sps-Config and activated by DCI format 1_1 or 1_2.

[0059] When receiving PDSCH scheduled by DCI format 4_1, or 4_2 in PDCCH with CRC scrambled by G-RNTI for multicast, if the UE is configured with pdsch-AggregationFactor in the MBS-RNTI-SpecificConfig associated with the corresponding G-RNTI for multicast, the same symbol allocation is applied across the pdsch-AggregationFactor consecutive slots. When receiving PDSCH scheduled by DCI format 4_1 or 4_2 for multicast reception in PDCCH with CRC scrambled by G-CS-RNTI, or PDSCH without corresponding PDCCH transmission usingassociated semi-persistent scheduling (SPS) configuration (SPS-Config) and activated by the DCI format 4_1 or 4_2 in PDCCH with CRC scrambled by G-CS-RNTI, the same symbol allocation is applied across the pdsch-AggregationFactor, in associated SPS-Config if configured, or 1 otherwise, consecutive slots. The redundancy version to be applied on the nth transmission occasion of the TB, where n = 0, 1, ...pdsch-AggregationFactor -1, is determined according to Table 2 and "rvid indicated by the DCI scheduling the PDSCH" in Table 2 is assumed to be 0 for PDSCH scheduled without corresponding PDCCH transmission using SPS-Config and activated by DCI format 4_1 or 4_2. When receiving PDSCH scheduled by DCI format 4_0 in PDCCH with CRC scrambled by G-RNTI for broadcast, if the UE is configured with pdsch-AggregationFactor in the PDSCH-ConfigPTM, the same symbol allocation is applied across the pdsch-AggregationFactor consecutive slots, and the redundancy version to be applied on the nth transmission occasion of the TB, where n = 0, 1, ...pdsch-AggregationFactor -1, is determined according to Table 2.

[0060] When receiving PDSCH scheduled by DCI in PDCCH with CRC scrambled by G-CS- RNTI for multicast reception or G-RNTI, if the DCI field 'Time domain resource assignment' indicates an entry which contains repetitionNumber in PDSCH-TimeDomainResourceAllocation in the pdsch-ConfigMulticast or PDSCH-Config-Broadcast, the same SLIV is applied for all PDSCH transmission occasions across the repetitionNumber consecutive slots. When receiving PDSCH scheduled without corresponding PDCCH transmission using associated SPS-Config and activated by DCI in PDCCH with CRC scrambled by G-CS-RNTI for multicast reception, if the DCI field 'Time domain resource assignment' of the activating DCI indicates an entry which contains repetitionNumber in PDSCH-TimeDomainResourceAllocation in the pdsch-ConfigMulticast, the same SLIV is applied for all PDSCH transmission occasions across the repetitionNumber consecutive slots.

[0061] If a UE is configured with higher layer parameter repetitionNumber or if the UE is configured by repetitionScheme set to one of ' fdmSchemeA', ' fdmSchemeB' and 'tdmSchemeA', the UE does not expect to be configured with pdsch-AggregationFactor for the same PDSCH.

[0062] If a UE is configured with pdsch-TimeDomainAllocationListForMultiPDSCH in which one or more rows contain multiple SLIVs for PDSCH, the UE does not expect to be configured with higher layer parameter repetitionNumber in pdsch-TimeDomainAllocationListForMultiPDSCH.

[0063] If a UE is configured with pdsch-TimeDomainAllocationListForMultiPDSCH in which one or more rows contain multiple SLIVs for PDSCH on a DL bandwidth part (BWP) of a serving cell, the UE does not apply pdsch-AggregationFactor in PDSCH-config, if configured, to DCI format 1_1 on the DL BWP of the serving cell.

[0064] If a UE is configured with pdsch-TimeDomainAllocationListForMultiPDSCH in which one or more rows contain multiple SLIVs for PDSCH on a DL BWP of a serving cell, when any two DL DCIs end in the same symbol and at least one of the DCIs schedules multiple PDSCHs, the UE does not expect that the scheduled PDSCH(s) by the two DCIs have overlapping spans, where the span associated with a DCI is defined from the beginning of the first scheduled PDSCH or up to the end of the last scheduled PDSCH.Table 2: Applied redundancy version when pdsch-AggregationFactor is present

[0065] A PDSCH reception in a slot of a multi-slot PDSCH reception is omitted according to the conditions in 3GPP TS 38.213 clause 11.1 and clause 17.2.

[0066] The techniques discussed herein provide different types for allocating multiple UEs in a DL or UL slot when SC-FDE waveform is used. This may also be referred to as allocating multiple users in a DL or UL slot when SC-FDE waveform is used. To allow for frequency domain equalization at the receiver using FFT, the length of SC-FDE symbol including the GI is an integer power to the base 2. UE data is allocated in one or more TRBs, each TRB being is a block of contiguous sub-symbols (constellation points) defined as a unit of data allocated within a SC-FDE symbol. The choice of TRB length considers an integer number of allocated TRBs within the data portion of the symbol. For example, with TRB of length 16 samples, 15 TRBs can be allocated and the minimum FFT length is 256 in case of short GI, e.g., of 6.25% or more of the FFT length of the equalizer, and 7 TRBs in case of FFT 128 to generate GI of 12.5% or more, and so forth.

[0067] Multiple UEs can be scheduled in time domain within one slot or within a symbol, with each UE being configured with one or more SC-FDE symbols and with one or more TRBs in a symbol. At least one RRC messages is signaled to the UE that contains the allocation type of data, the DMRS configuration, and other configurations related to other reference signals to be counted when the UE de-maps the DL data or allocates the UL data. The allocation type can be typeO, in which the UEs are allocated in slot based. Each UE is assigned with one or both of a complete DL or UL slot. Additionally or alternatively, the allocation type can be typel, in which the UE is assigned with one or more symbols in a slot. Additionally or alternatively, the allocation type can be type2, in which the UE is assigned with one or more TRBs in a symbol.

[0068] Figure 2 illustrates an example 200 of scheduling UE data in a SC-FDE slot in accordance with aspects of the present disclosure. In the example 200, the illustrated SC-FDE slot includes multiple SC-FDE symbols, each SC-FDE symbol including a GI and a DMRS sequence (seq) for a UE (illustrated as UE1), or a GI and data for the UE (illustrated as UE1). As illustrated, the DMRS is within the FFT length of the SC-FDE symbol.

[0069] In one or more implementations, UE data is allocated in one or more SC-FDE symbols in a DL or UL slot, and the slot may contain one or more UEs (e.g., data for one or more UEs). Within the slot, one or more DMRS symbols for channel estimation for each UE is inserted (e.g., included) prior to the data symbols of each UE. The NE (e.g., base station) configures the UE with DL or UL time scheduling information. At least one RRC message is signaled to the UE that contains the allocation type of data, the DMRS configuration, and other configurations related to other reference signals to be counted when the UE de-maps the DL data or allocates the UL data. The UE is configured with allocation typel, in which each UE is assigned with one or more symbols in a slot for one or both of DL or UL.

[0070] Figure 3 illustrates an example of a data configuration message 300 in accordance with aspects of the present disclosure. The data configuration message 300 includes an allocation typel to indicate that each UE is assigned with one or more symbols in a slot for one or both of DL or UL.

[0071] The time domain allocation of resources can be either periodic or semi-persistent configured via RCC, or dynamic configured via DL control channel. For the dynamic allocation of time resources, a UE is configured by the NE (e.g., base station) using the control channel with timeresource allocation information that includes, in one implementation, the starting symbol and the number of contiguous symbols in the slot (e.g., such as SLIV parameter). Additionally or alternatively, the UE is configured in the control channel with a bit map (e.g., bitMapO) of the allocated symbols in case of non-contiguous allocation of symbols.

[0072] Figure 4 illustrates an example of a time allocation message 400 in accordance with aspects of the present disclosure. In the illustrated example time allocation message 400, MaxNumOfSCsymbolsInSlot refers to a maximum number of symbols in a slot, and MaxNumOfTRBsInSym refers to a maximum number of TRBs in a symbol.

[0073] In one example of time allocation of the UE in a SC-FDE symbol, UE data can start from the first TRB (full allocation). In another example, the allocation starts with a time offset. The offset can be one or more sub-symbols, or one or more TRBs that helps in reducing the effect of inter-symbol interference in multipath channels. If a time offset is not present, the UE assumes full allocation of data channel, e.g., starting from the first TRB in the symbol.

[0074] Multiple UEs can share the same DL or UL slot, and the data symbols of a UE are allocated after one or more DMRS symbols of that UE in the slot.

[0075] Figure 5 illustrates an example 500 of scheduling data of multiple UEs in a slot with corresponding DMRS in accordance with aspects of the present disclosure. In the example 500, the data symbols of a UE are allocated after one or more DMRS symbols of that UE in the slot. In the example 500, the DMRS and data for UE1 are illustrated with vertical lines, the DMRS and data for UE2 are illustrated with horizontal lines, and the DMRS and data for UE3 are illustrated with crosshatching.

[0076] Additionally or alternatively, the data symbols of multiple UEs are allocated in consecutive symbols following the DMRS symbols for these UEs. This configuration can be used, for example, in case of low time variation of the channel.

[0077] Figure 6 illustrates an example 600 of scheduling data of multiple UEs using contiguous data symbols in accordance with aspects of the present disclosure. In the example 600, the DMRS and data for UE1 are illustrated with vertical lines, the DMRS and data for UE2 are illustrated with horizontal lines, and the DMRS and data for UE3 are illustrated with crosshatching.

[0078] In one or more implementations, multiple UEs share SC-FDE symbols and are scheduled within one or more symbols. At least one RRC message is signaled to the UE that contains the allocation type of data, the DMRS configuration, and other configurations related to other reference signals to be counted when the UE de-maps the DL data or allocates the UL data. The UE is configured with allocation Type2, in which the UE is assigned with one or more TRBs in a symbol.

[0079] Figure 7 illustrates an example 700 of scheduling multiple UEs in a SC-FDE symbol in accordance with aspects of the present disclosure. In the example 700, the DMRS and data for UE1 are illustrated with vertical lines, the DMRS and data for UE2 are illustrated with horizontal lines, and the DMRS and data for UE3 are illustrated with crosshatching.

[0080] The UE is configured with the time domain allocation configuration that includes the starting symbol and the number of symbols (SLIV), starting sub-symbol or TRB, and the number of TRBs within the symbol. In one example, the UE may be configured with the same starting TRB and the number of TRBs in each of its allocated SC-FDE symbols within the slot. In another example, the UE is configured with different starting TRB and different numbers of TRBs for one or more SC-FDE symbols.

[0081] Figure 8 illustrates an example of a time allocation message 800 in accordance with aspects of the present disclosure. In the illustrated example time allocation message 800, MaxNumOfTRBsInSym refers to a maximum number of TRBs in a symbol.

[0082] In one or more implementations, data for multiple UEs can be allocated together with DMRS in the same symbol.

[0083] Figure 9 illustrates an example 900 of scheduling multiple UEs in a SC-FDE symbol with DMRS sequence prior to UE data in accordance with aspects of the present disclosure. In the example 900, the DMRS and data for UE1 are illustrated with vertical lines and the DMRS and data for UE2 are illustrated with horizontal lines. The example 900 illustrates where the scheduled DL or UL data of a UE is inserted (e.g., included) after the corresponding DMRS portion in the symbol. This configuration can be used, for example, for small delay spread scenarios. Since the DMRS is within the FFT length of the SC-FDE symbol multiplexed with data, time domain channel estimation is performed at the receiver, and to reduce the interference between data and DMRS asmall gap (illustrated as a time gap) can be inserted (e.g., included) between the DMRS portion and data portion of the symbol.

[0084] Additionally or alternatively, data for multiple UEs are scheduled in an interleaved manner. Multiple UEs are allocated in a SC-FDE symbol, where TRBs of different UEs are interleaved in time domain within the symbol. This allows for better time diversity gain and for better phase noise compensation as the phase tracking reference signal (PTRS) samples, for phase tracking, can cover a longer time duration that helps for better estimation of the phase deviation over the symbol.

[0085] Figure 10 illustrates an example 1000 of interleaving data of multiple UEs in a SC-FDE symbol in accordance with aspects of the present disclosure. In the example 1000, the data for UE1 I illustrated with vertical lines and the data for UE2 is illustrated with horizontal lines.

[0086] For receiving DL data or allocating UL data, the UE is configured with the starting TRB, the number of TRBs in a symbol, and the offset (number of skipped TRBs) between the allocated TRBs. The offset can be signaled in the control channel or can be based on a predefined table, e.g., where the row index of the table is signaled in an RRC message. Additionally or alternatively, the UE is configured with a bit map (e.g., bitMapl) of the allocated TRBs within each of its symbols.

[0087] Figure 11 illustrates an example of a time allocation message 1100 in accordance with aspects of the present disclosure. The time allocation message 1100 is an example of a time allocation message in case of interleaving of UE’s data. In the illustrated example time allocation message 1100, MaxNumOfTRBsInSym refers to a maximum number of TRBs in a symbol.

[0088] Accordingly, using the techniques discussed herein, multiple UEs are mapped in a DL or UL slot or in a DL or UL symbol. Additionally or alternatively, RRC configuration of data allocation types of multiple UEs for SC-FDE waveform is performed. Additionally or alternatively, dynamic configurations for time resource allocation of UEs scheduled in a DL / UL slot data is performed. Additionally or alternatively, dynamic configurations for time resource allocation of UEs scheduled in a DL or UL SC-FDE symbols is performed.

[0089] Figure 12 illustrates an example of a UE 1200 in accordance with aspects of the present disclosure. The UE 1200 may include a processor 1202, a memory 1204, a controller 1206, and a transceiver 1208. The processor 1202, the memory 1204, the controller 1206, or the transceiver1208, or various combinations thereof or various components thereof may be examples of means for performing various aspects of the present disclosure as described herein. These components may be coupled (e.g., operatively, communicatively, functionally, electronically, electrically) via one or more interfaces.

[0090] The processor 1202, the memory 1204, the controller 1206, or the transceiver 1208, or various combinations or components thereof may be implemented in hardware (e.g., circuitry). The hardware may include a processor, a digital signal processor (DSP), an application-specific integrated circuit (ASIC), or other programmable logic device, or any combination thereof configured as or otherwise supporting a means for performing the functions described in the present disclosure.

[0091] The processor 1202 may include an intelligent hardware device (e.g., a general-purpose processor, a DSP, a CPU, an ASIC, an FPGA, or any combination thereof). In some implementations, the processor 1202 may be configured to operate the memory 1204. In some other implementations, the memory 1204 may be integrated into the processor 1202. The processor 1202 may be configured to execute computer-readable instructions stored in the memory 1204 to cause the UE 1200 to perform various functions of the present disclosure.

[0092] The memory 1204 may include volatile or non-volatile memory. The memory 1204 may store computer-readable, computer-executable code including instructions when executed by the processor 1202 cause the UE 1200 to perform various functions described herein. The code may be stored in a non-transitory computer-readable medium such as the memory 1204 or another type of memory. Computer-readable media includes both non-transitory computer storage media and communication media including any medium that facilitates transfer of a computer program from one place to another. A non-transitory storage medium may be any available medium that may be accessed by a general-purpose or special-purpose computer.

[0093] In some implementations, the processor 1202 and the memory 1204 coupled with the processor 1202 may be configured to cause the UE 1200 to perform one or more of the functions described herein (e.g., executing, by the processor 1202, instructions stored in the memory 1204). For example, the processor 1202 may support wireless communication at the UE 1200 in accordance with examples as disclosed herein. The UE 1200 may be configured to support a meansfor receiving a first signaling indicating a configuration for a resource allocation type for DL or UL data using a SC-FDE waveform; receiving a second signaling indicating a configuration of time resource allocation of contiguous or non-contiguous TRBs for UE data in a SC-FDE symbol of a DL slot or an UL slot; and receiving a third signaling indicating a configuration of allocation of UE data in slots or symbols shared with one or more other UEs.

[0094] Additionally, the UE 1200 may be configured to support any one or combination of where the resource allocation type indicates allocating the UE data in multiple SC-FDE symbols in the DL slot or the UL slot; where the configuration of allocation of UE data indicates a starting symbol and a length of allocation in number of symbols in the DL slot or the UL slot; where SC- FDE symbols assigned to the UE are contiguous; where SC-FDE symbols assigned to the UE are non-contiguous; where the configuration of allocation of UE data indicates a bit map of the assigned SC-FDE symbols in the DL slot or the UL slot; where the allocation of UE data in a symbol is offset with a number of TRBs; where the configuration of allocation of UE data indicates a starting symbol and a length of the allocation in a number of symbols, and a starting TRB in the starting symbol; where the configuration of allocation of UE data indicates a bit map of assigned symbols and a starting TRB in a symbol; where SC-FDE symbols assigned to the UE are interleaved with SC-FDE symbols of the one or more other UEs; where the resource allocation type indicates allocating the UE data in one or more TRBs in the SC-FDE symbol shared with other UEs; where the configuration of allocation of UE data indicates a starting TRB and a length of contiguous TRBs in the SC-FDE symbol; where the UE is configured with a time gap interval between allocation of the UE data and allocation of data to other UEs of the one or more other UEs in the SC-FDE symbol; where the configuration of allocation of UE data indicates a bit map for assigned noncontiguous TRBs in the SC-FDE symbol; where assigned SC-FDE TRBs in a symbol are interleaved with TRBs of the one or more other UEs; where the configuration of allocation of UE data indicates a bit map for the assigned interleaved TRBs in the SC-FDE symbol; where the configuration of allocation of UE data indicates a starting TRB and an interleaving depth of data allocation; where the resource allocation type indicates a slot-based allocation of the UE data and a complete DL slot or UL slot with corresponding RS is assigned to a single UE; where a guard interval is at least one of 6; 12.5% or 25% of a length of the SC-FDE symbol; where a length of the TRBs is one or both of 16 or 8 sub-symbols, and a length of the SC-FDE symbol including a guardinterval is an integer power to a base 2; where a FFT length of an SC-FDE symbol including a guard interval is at least one of 128, 256, 512, 1024, or 2048 for TRB length of 8 sub-symbols, and at least one of 256, 512, 1024, 2048, or 4096 for TRB length of 16 sub-symbols.

[0095] Additionally, or alternatively, the UE 1200 may support to receive a first signaling indicating a configuration for a resource allocation type for DL or UL data using a SC-FDE waveform; receive a second signaling indicating a configuration of time resource allocation of contiguous or non-contiguous TRBs for UE data in a SC-FDE symbol of a DL slot or an UL slot; and receive a third signaling indicating a configuration of allocation of UE data in slots or symbols shared with one or more other UEs.

[0096] Additionally, the UE 1200 may be configured to support any one or combination of where the resource allocation type indicates allocating the UE data in multiple SC-FDE symbols in the DL slot or the UL slot; where the configuration of allocation of UE data indicates a starting symbol and a length of allocation in number of symbols in the DL slot or the UL slot; where SC- FDE symbols assigned to the UE are contiguous; where SC-FDE symbols assigned to the UE are non-contiguous; where the configuration of allocation of UE data indicates a bit map of the assigned SC-FDE symbols in the DL slot or the UL slot; where the allocation of UE data in a symbol is offset with a number of TRBs; where the configuration of allocation of UE data indicates a starting symbol and a length of the allocation in a number of symbols, and a starting TRB in the starting symbol; where the configuration of allocation of UE data indicates a bit map of assigned symbols and a starting TRB in a symbol; where SC-FDE symbols assigned to the UE are interleaved with SC-FDE symbols of the one or more other UEs; where the resource allocation type indicates allocating the UE data in one or more TRBs in the SC-FDE symbol shared with the one or more other UEs; where the configuration of allocation of UE data indicates a starting TRB and a length of contiguous TRBs in the SC-FDE symbol; where the UE is configured with a time gap interval between allocation of the UE data and allocation of data to other UEs of the one or more other UEs in the SC-FDE symbol; where the configuration of allocation of UE data indicates a bit map for assigned non-contiguous TRBs in the SC-FDE symbol; where assigned SC-FDE TRBs in a symbol are interleaved with TRBs of the one or more other UEs; where the configuration of allocation of UE data indicates a bit map for the assigned interleaved TRBs in the SC-FDE symbol; where the configuration of allocation of UE data indicates a starting TRB and an interleaving depth of dataallocation; where the resource allocation type indicates a slot-based allocation of the UE data and a complete DL slot or UL slot with corresponding RS is assigned to a single UE; where a guard interval is at least one of 6.125%, 12.5% or 25% of a length of the SC-FDE symbol; where a length of the TRBs is one or both of 16 or 8 sub-symbols, and a length of the SC-FDE symbol including a guard interval is an integer power to a base 2; where a FFT length of an SC-FDE symbol including a guard interval is at least one of 128, 256, 512, 1024, or 2048 for TRB length of 8 sub-symbols, and at least one of 256, 512, 1024, 2048, or 4096 for TRB length of 16 sub-symbols.

[0097] The controller 1206 may manage input and output signals for the UE 1200. The controller 1206 may also manage peripherals not integrated into the UE 1200. In some implementations, the controller 1206 may utilize an operating system such as iOS®, ANDROID®, WINDOWS®, or other operating systems. In some implementations, the controller 1206 may be implemented as part of the processor 1202.

[0098] In some implementations, the UE 1200 may include at least one transceiver 1208. In some other implementations, the UE 1200 may have more than one transceiver 1208. The transceiver 1208 may represent a wireless transceiver. The transceiver 1208 may include one or more receiver chains 1210, one or more transmitter chains 1212, or a combination thereof.

[0099] A receiver chain 1210 may be configured to receive signals (e.g., control information, data, packets) over a wireless medium. For example, the receiver chain 1210 may include one or more antennas to receive a signal over the air or wireless medium. The receiver chain 1210 may include at least one amplifier (e.g., a low-noise amplifier (LNA)) configured to amplify the received signal. The receiver chain 1210 may include at least one demodulator configured to demodulate the receive signal and obtain the transmitted data by reversing the modulation technique applied during transmission of the signal. The receiver chain 1210 may include at least one decoder for decoding the demodulated signal to receive the transmitted data.

[0100] A transmitter chain 1212 may be configured to generate and transmit signals (e.g., control information, data, packets). The transmitter chain 1212 may include at least one modulator for modulating data onto a carrier signal, preparing the signal for transmission over a wireless medium. The at least one modulator may be configured to support one or more techniques such as amplitude modulation (AM), frequency modulation (FM), or digital modulation schemes like phase-shift keying (PSK) or quadrature amplitude modulation (QAM). The transmitter chain 1212 may also include at least one power amplifier configured to amplify the modulated signal to an appropriate power level suitable for transmission over the wireless medium. The transmitter chain 1212 may also include one or more antennas for transmitting the amplified signal into the air or wireless medium.

[0101] Figure 13 illustrates an example of a processor 1300 in accordance with aspects of the present disclosure. The processor 1300 may be an example of a processor configured to perform various operations in accordance with examples as described herein. The processor 1300 may include a controller 1302 configured to perform various operations in accordance with examples as described herein. The processor 1300 may optionally include at least one memory 1304, which may be, for example, an L1 / L2 / L3 cache. Additionally, or alternatively, the processor 1300 may optionally include one or more arithmetic-logic units (ALUs) 1306. One or more of these components may be in electronic communication or otherwise coupled (e.g., operatively, communicatively, functionally, electronically, electrically) via one or more interfaces (e.g., buses).

[0102] The processor 1300 may be a processor chipset and include a protocol stack (e.g., a software stack) executed by the processor chipset to perform various operations (e.g., receiving, obtaining, retrieving, transmitting, outputting, forwarding, storing, determining, identifying, accessing, writing, reading) in accordance with examples as described herein. The processor chipset may include one or more cores, one or more caches (e.g., memory local to or included in the processor chipset (e.g., the processor 1300) or other memory (e.g., random access memory (RAM), read-only memory (ROM), dynamic RAM (DRAM), synchronous dynamic RAM (SDRAM), static RAM (SRAM), ferroelectric RAM (FeRAM), magnetic RAM (MRAM), resistive RAM (RRAM), flash memory, phase change memory (PCM), and others).

[0103] The controller 1302 may be configured to manage and coordinate various operations (e.g., signaling, receiving, obtaining, retrieving, transmitting, outputting, forwarding, storing, determining, identifying, accessing, writing, reading) of the processor 1300 to cause the processor 1300 to support various operations in accordance with examples as described herein. For example, the controller 1302 may operate as a control unit of the processor 1300, generating control signals that manage the operation of various components of the processor 1300. These control signalsinclude enabling or disabling functional units, selecting data paths, initiating memory access, and coordinating timing of operations.

[0104] The controller 1302 may be configured to fetch (e.g., obtain, retrieve, receive) instructions from the memory 1304 and determine subsequent instruction(s) to be executed to cause the processor 1300 to support various operations in accordance with examples as described herein. The controller 1302 may be configured to track memory addresses of instructions associated with the memory 1304. The controller 1302 may be configured to decode instructions to determine the operation to be performed and the operands involved. For example, the controller 1302 may be configured to interpret the instruction and determine control signals to be output to other components of the processor 1300 to cause the processor 1300 to support various operations in accordance with examples as described herein. Additionally, or alternatively, the controller 1302 may be configured to manage flow of data within the processor 1300. The controller 1302 may be configured to control transfer of data between registers, ALUs 1306, and other functional units of the processor 1300.

[0105] The memory 1304 may include one or more caches (e.g., memory local to or included in the processor 1300 or other memory, such as RAM, ROM, DRAM, SDRAM, SRAM, MRAM, flash memory, etc. In some implementations, the memory 1304 may reside within or on a processor chipset (e.g., local to the processor 1300). In some other implementations, the memory 1304 may reside external to the processor chipset (e.g., remote to the processor 1300).

[0106] The memory 1304 may store computer-readable, computer-executable code including instructions that, when executed by the processor 1300, cause the processor 1300 to perform various functions described herein. The code may be stored in a non-transitory computer-readable medium such as system memory or another type of memory. The controller 1302 and / or the processor 1300 may be configured to execute computer-readable instructions stored in the memory 1304 to cause the processor 1300 to perform various functions. For example, the processor 1300 and / or the controller 1302 may be coupled with or to the memory 1304, the processor 1300, and the controller 1302, and may be configured to perform various functions described herein. In some examples, the processor 1300 may include multiple processors and the memory 1304 may include multiple memories. One or more of the multiple processors may be coupled with one or more of the multiplememories, which may, individually or collectively, be configured to perform various functions herein.

[0107] The one or more ALUs 1306 may be configured to support various operations in accordance with examples as described herein. In some implementations, the one or more ALUs 1306 may reside within or on a processor chipset (e.g., the processor 1300). In some other implementations, the one or more ALUs 1306 may reside external to the processor chipset (e.g., the processor 1300). One or more ALUs 1306 may perform one or more computations such as addition, subtraction, multiplication, and division on data. For example, one or more ALUs 1306 may receive input operands and an operation code, which determines an operation to be executed. One or more ALUs 1306 may be configured with a variety of logical and arithmetic circuits, including adders, subtractors, shifters, and logic gates, to process and manipulate the data according to the operation. Additionally, or alternatively, the one or more ALUs 1306 may support logical operations such as AND, OR, exclusive-OR (XOR), not-OR (NOR), and not-AND (NAND), enabling the one or more ALUs 1306 to handle conditional operations, comparisons, and bitwise operations.

[0108] The processor 1300 may support wireless communication in accordance with examples as disclosed herein. The processor 1300 may be configured to or operable to receive a first signaling indicating a configuration for a resource allocation type for DL or UL data using a SC-FDE waveform; receive a second signaling indicating a configuration of time resource allocation of contiguous or non-contiguous TRBs for UE data in a SC-FDE symbol of a DL slot or an UL slot; and receive a third signaling indicating a configuration of allocation of UE data in slots or symbols shared with one or more other UEs.

[0109] Additionally, the processor 1300 may be configured to support any one or combination of where the resource allocation type indicates allocating the UE data in multiple SC-FDE symbols in the DL slot or the UL slot; where the configuration of allocation of UE data indicates a starting symbol and a length of allocation in number of symbols in the DL slot or the UL slot; where SC- FDE symbols assigned to the UE are contiguous; where SC-FDE symbols assigned to the UE are non-contiguous; where the configuration of allocation of UE data indicates a bit map of the assigned SC-FDE symbols in the DL slot or the UL slot; where the allocation of UE data in a symbol is offset with a number of TRBs; where the configuration of allocation of UE data indicates a starting symbol and a length of the allocation in a number of symbols, and a starting TRB in the startingsymbol; where the configuration of allocation of UE data indicates a bit map of assigned symbols and a starting TRB in a symbol; where SC-FDE symbols assigned to the UE are interleaved with SC-FDE symbols of the one or more other UEs; where the resource allocation type indicates allocating the UE data in one or more TRBs in the SC-FDE symbol shared with other UEs; where the configuration of allocation of UE data indicates a starting TRB and a length of contiguous TRBs in the SC-FDE symbol; where the processor is configured with a time gap interval between allocation of the UE data and allocation of data to other UEs of the one or more other UEs in the SC-FDE symbol; where the configuration of allocation of UE data indicates a bit map for assigned non-contiguous TRBs in the SC-FDE symbol; where assigned SC-FDE TRBs in a symbol are interleaved with TRBs of the one or more other UEs; where the configuration of allocation of UE data indicates a bit map for the assigned interleaved TRBs in the SC-FDE symbol; where the configuration of allocation of UE data indicates a starting TRB and an interleaving depth of data allocation; where the resource allocation type indicates a slot-based allocation of the UE data and a complete DL slot or UL slot with corresponding RS is assigned to a single UE; where a guard interval is at least one of 6.125%, 12.5% or 25% of a length of the SC-FDE symbol; where a length of the TRBs is one or both of 16 or 8 sub-symbols, and a length of the SC-FDE symbol including a guard interval is an integer power to a base 2; where a FFT length of an SC-FDE symbol including a guard interval is at least one of 128, 256, 512, 1024, or 2048 for TRB length of 8 sub-symbols, and at least one of 256, 512, 1024, 2048, or 4096 for TRB length of 16 sub-symbols.

[0110] Figure 14 illustrates an example of a NE 1400 in accordance with aspects of the present disclosure. The NE 1400 may include a processor 1402, a memory 1404, a controller 1406, and a transceiver 1408. The processor 1402, the memory 1404, the controller 1406, or the transceiver 1408, or various combinations thereof or various components thereof may be examples of means for performing various aspects of the present disclosure as described herein. These components may be coupled (e.g., operatively, communicatively, functionally, electronically, electrically) via one or more interfaces.

[0111] The processor 1402, the memory 1404, the controller 1406, or the transceiver 1408, or various combinations or components thereof may be implemented in hardware (e.g., circuitry). The hardware may include a processor, a digital signal processor (DSP), an application-specific integrated circuit (ASIC), or other programmable logic device, or any combination thereofconfigured as or otherwise supporting a means for performing the functions described in the present disclosure.

[0112] The processor 1402 may include an intelligent hardware device (e.g., a general-purpose processor, a DSP, a CPU, an ASIC, an FPGA, or any combination thereof). In some implementations, the processor 1402 may be configured to operate the memory 1404. In some other implementations, the memory 1404 may be integrated into the processor 1402. The processor 1402 may be configured to execute computer-readable instructions stored in the memory 1404 to cause the NE 1400 to perform various functions of the present disclosure.

[0113] The memory 1404 may include volatile or non-volatile memory. The memory 1404 may store computer-readable, computer-executable code including instructions when executed by the processor 1402 cause the NE 1400 to perform various functions described herein. The code may be stored in a non-transitory computer-readable medium such as the memory 1404 or another type of memory. Computer-readable media includes both non-transitory computer storage media and communication media including any medium that facilitates transfer of a computer program from one place to another. A non-transitory storage medium may be any available medium that may be accessed by a general-purpose or special-purpose computer.

[0114] In some implementations, the processor 1402 and the memory 1404 coupled with the processor 1402 may be configured to cause the NE 1400 to perform one or more of the functions described herein (e.g., executing, by the processor 1402, instructions stored in the memory 1404). For example, the processor 1402 may support wireless communication at the NE 1400 in accordance with examples as disclosed herein. The NE 1400 may be configured to support a means for transmitting a first signaling indicating a configuration for a resource allocation type for DL or UL data using a SC-FDE waveform; transmitting a second signaling indicating a configuration of time resource allocation of contiguous or non-contiguous TRBs for UE data in a SC-FDE symbol of a DL slot or an UL slot; and transmitting a third signaling indicating a configuration of allocation of UE data in slots or symbols shared with one or more other UEs.

[0115] Additionally, the NE 1400 may be configured to support any one or combination of where the resource allocation type indicates allocating the UE data in multiple SC-FDE symbols in the DL slot or UL slot; where the configuration of allocation of UE data indicates a starting symboland a length of allocation in number of symbols in the DL slot or the UL slot; where SC-FDE symbols assigned to the UE are contiguous; where SC-FDE symbols assigned to the UE are noncontiguous; where the configuration of allocation of UE data indicates a bit map of the assigned SC- FDE symbols in the DL slot or the UL slot; where the allocation of UE data in a symbol is offset with a number of TRBs; where the configuration of allocation of UE data indicates a starting symbol and a length of the allocation in a number of symbols, and a starting TRB in the starting symbol; where the configuration of allocation of UE data indicates a bit map of assigned symbols and a starting TRB in a symbol; where SC-FDE symbols assigned to the UE are interleaved with SC-FDE symbols of the one or more other UEs; where the resource allocation type indicates allocating the UE data in one or more TRBs in the SC-FDE symbol shared with other UEs; where the configuration of allocation of UE data indicates a starting TRB and a length of contiguous TRBs in the SC-FDE symbol; where the UE is configured with a time gap interval between allocation of the UE data and allocation of data to other UEs of the one or more other UEs in the SC-FDE symbol; where the configuration of allocation of UE data indicates a bit map for assigned noncontiguous TRBs in the SC-FDE symbol; where assigned SC-FDE TRBs in a symbol are interleaved with TRBs of the one or more other UEs; where the configuration of allocation of UE data indicates a bit map for the assigned interleaved TRBs in the SC-FDE symbol; where the configuration of allocation of UE data indicates a starting TRB and an interleaving depth of data allocation; where the resource allocation type indicates a slot-based allocation of the UE data and a complete DL slot or UL slot with corresponding RS is assigned to a single UE; where a guard interval is at least one of 6.125%, 12.5% or 25% of a length of the SC-FDE symbol; where a length of the TRBs is one or both of 16 or 8 sub-symbols, and a length of the SC-FDE symbol including a guard interval is an integer power to a base 2; where a FFT length of an SC-FDE symbol including a guard interval is at least one of 128, 256, 512, 1024, or 2048 for TRB length of 8 sub-symbols, and at least one of 256, 512, 1024, 2048, or 4096 for TRB length of 16 sub-symbols.

[0116] Additionally, or alternatively, the NE 1400 may support to transmit a first signaling indicating a configuration for a resource allocation type for DL or UL data using a SC-FDE waveform; transmit a second signaling indicating a configuration of time resource allocation of contiguous or non-contiguous TRBs for UE data in a SC-FDE symbol of a DL slot or an UL slot;and transmit a third signaling indicating a configuration of allocation of UE data in slots or symbols shared with one or more other UEs.

[0117] Additionally, the NE 1400 may be configured to support any one or combination of where the resource allocation type indicates allocating the UE data in multiple SC-FDE symbols in the DL slot or the UL slot; where the configuration of allocation of UE data indicates a starting symbol and a length of allocation in number of symbols in the DL slot or the UL slot; where SC- FDE symbols assigned to the UE are contiguous; where SC-FDE symbols assigned to the UE are non-contiguous; where the configuration of allocation of UE data indicates a bit map of the assigned SC-FDE symbols in the DL slot or the UL slot; where the allocation of UE data in a symbol is offset with a number of TRBs; where the configuration of allocation of UE data indicates a starting symbol and a length of the allocation in a number of symbols, and a starting TRB in the starting symbol; where the configuration of allocation of UE data indicates a bit map of assigned symbols and a starting TRB in a symbol; where SC-FDE symbols assigned to the UE are interleaved with SC-FDE symbols of the one or more other UEs; where the resource allocation type indicates allocating the UE data in one or more TRBs in the SC-FDE symbol shared with other UEs; where the configuration of allocation of UE data indicates a starting TRB and a length of contiguous TRBs in the SC-FDE symbol; where the UE is configured with a time gap interval between allocation of the UE data and allocation of data to the one or more other UEs in the SC-FDE symbol; where the configuration of allocation of UE data indicates a bit map for assigned non-contiguous TRBs in the SC-FDE symbol; where assigned SC-FDE TRBs in a symbol are interleaved with TRBs of the one or more other UEs; where the configuration of allocation of UE data indicates a bit map for the assigned interleaved TRBs in the SC-FDE symbol; where the configuration of allocation of UE data indicates a starting TRB and an interleaving depth of data allocation; where the resource allocation type indicates a slot-based allocation of the UE data and a complete DL slot or UL slot with corresponding RS is assigned to a single UE; where a guard interval is at least one of 6.125%, 12.5% or 25% of a length of the SC-FDE symbol; where a length of the TRBs is one or both of 16 or 8 sub-symbols, and a length of the SC-FDE symbol including a guard interval is an integer power to a base 2; where a FFT length of an SC-FDE symbol including a guard interval is at least one of 128, 256, 512, 1024, or 2048 for TRB length of 8 sub-symbols, and at least one of 256, 512, 1024, 2048, or 4096 for TRB length of 16 sub-symbols.

[0118] The controller 1406 may manage input and output signals for the NE 1400. The controller 1406 may also manage peripherals not integrated into the NE 1400. In some implementations, the controller 1406 may utilize an operating system such as iOS®, ANDROID®, WINDOWS®, or other operating systems. In some implementations, the controller 1406 may be implemented as part of the processor 1402.

[0119] In some implementations, the NE 1400 may include at least one transceiver 1408. In some other implementations, the NE 1400 may have more than one transceiver 1408. The transceiver 1408 may represent a wireless transceiver. The transceiver 1408 may include one or more receiver chains 1410, one or more transmitter chains 1412, or a combination thereof.

[0120] A receiver chain 1410 may be configured to receive signals (e.g., control information, data, packets) over a wireless medium. For example, the receiver chain 1410 may include one or more antennas to receive a signal over the air or wireless medium. The receiver chain 1410 may include at least one amplifier (e.g., a low-noise amplifier (LNA)) configured to amplify the received signal. The receiver chain 1410 may include at least one demodulator configured to demodulate the receive signal and obtain the transmitted data by reversing the modulation technique applied during transmission of the signal. The receiver chain 1410 may include at least one decoder for decoding the demodulated signal to receive the transmitted data.

[0121] A transmitter chain 1412 may be configured to generate and transmit signals (e.g., control information, data, packets). The transmitter chain 1412 may include at least one modulator for modulating data onto a carrier signal, preparing the signal for transmission over a wireless medium. The at least one modulator may be configured to support one or more techniques such as amplitude modulation (AM), frequency modulation (FM), or digital modulation schemes like phaseshift keying (PSK) or quadrature amplitude modulation (QAM). The transmitter chain 1412 may also include at least one power amplifier configured to amplify the modulated signal to an appropriate power level suitable for transmission over the wireless medium. The transmitter chain 1412 may also include one or more antennas for transmitting the amplified signal into the air or wireless medium.

[0122] Figure 15 illustrates a flowchart of a method in accordance with aspects of the present disclosure. The operations of the method may be implemented by a UE as described herein. In someimplementations, the UE may execute a set of instructions to control the function elements of the UE to perform the described functions.

[0123] At 1502, the method may include receiving a first signaling indicating a configuration for a resource allocation type for DL or UL data using a SC-FDE waveform. The operations of 1502 may be performed in accordance with examples as described herein. In some implementations, aspects of the operations of 1502 may be performed by a UE as described with reference to Figure 12.

[0124] At 1504, the method may include receiving a second signaling indicating a configuration of time resource allocation of contiguous or non-contiguous TRBs for UE data in a SC-FDE symbol of a DL slot or an UL slot. The operations of 1504 may be performed in accordance with examples as described herein. In some implementations, aspects of the operations of 1504 may be performed by a UE as described with reference to Figure 12.

[0125] At 1506, the method may include receiving a third signaling indicating a configuration of allocation of UE data in slots or symbols shared with one or more other UEs. The operations of 1506 may be performed in accordance with examples as described herein. In some implementations, aspects of the operations of 1506 may be performed a UE as described with reference to Figure 12.

[0126] It should be noted that the method described herein describes a possible implementation, and that the operations and the steps may be rearranged or otherwise modified and that other implementations are possible.

[0127] Figure 16 illustrates a flowchart of a method in accordance with aspects of the present disclosure. The operations of the method may be implemented by a NE as described herein. In some implementations, the NE may execute a set of instructions to control the function elements of the NE to perform the described functions.

[0128] At 1602, the method may include transmitting a first signaling indicating a configuration for a resource allocation type for DL or UL data using a SC-FDE waveform. The operations of 1602 may be performed in accordance with examples as described herein. In some implementations, aspects of the operations of 1602 may be performed by a NE as described with reference to Figure 14.

[0129] At 1604, the method may include transmitting a second signaling indicating a configuration of time resource allocation of contiguous or non-contiguous TRBs for UE data in a SC-FDE symbol of a DL slot or an UL slot. The operations of 1604 may be performed in accordance with examples as described herein. In some implementations, aspects of the operations of 1604 may be performed by a NE as described with reference to Figure 14.

[0130] At 1606, the method may include transmitting a third signaling indicating a configuration of allocation of UE data in slots or symbols shared with one or more other UEs. The operations of 1606 may be performed in accordance with examples as described herein. In some implementations, aspects of the operations of 1606 may be performed a NE as described with reference to Figure 14.

[0131] It should be noted that the method described herein describes a possible implementation, and that the operations and the steps may be rearranged or otherwise modified and that other implementations are possible.

[0132] The description herein is provided to enable a person having ordinary skill in the art to make or use the disclosure. Various modifications to the disclosure will be apparent to a person having ordinary skill in the art, and the generic principles defined herein may be applied to other variations without departing from the scope of the disclosure. Thus, the disclosure is not limited to the examples and designs described herein but is to be accorded the broadest scope consistent with the principles and novel features disclosed herein.

Claims

CLAIMSWhat is claimed is:

1. A base station for wireless communication, comprising: at least one memory; and at least one processor coupled with the at least one memory and configured to cause the base station to: transmit a first signaling indicating a configuration for a resource allocation type for downlink (DL) or uplink (UL) data using a single carrier with frequency domain equalization (SC-FDE) waveform; transmit a second signaling indicating a configuration of time resource allocation of contiguous or non-contiguous time resource blocks (TRBs) for user equipment (UE) data in a SC-FDE symbol of a DL slot or an UL slot; and transmit a third signaling indicating a configuration of allocation of UE data in slots or symbols shared with one or more other UEs.

2. The base station of claim 1 , wherein the resource allocation type indicates allocating the UE data in multiple SC-FDE symbols in the DL slot or the UL slot.

3. A user equipment (UE) for wireless communication, comprising: at least one memory; and at least one processor coupled with the at least one memory and configured to cause the UE to: receive a first signaling indicating a configuration for a resource allocation type for downlink (DL) or uplink (UL) data using a single carrier with frequency domain equalization (SC-FDE) waveform; receive a second signaling indicating a configuration of time resource allocation of contiguous or non-contiguous time resource blocks (TRBs) for UE data in a SC-FDE symbol of a DL slot or an UL slot; and receive a third signaling indicating a configuration of allocation of UE data in slots or symbols shared with one or more other UEs.

4. The UE of claim 3, wherein the resource allocation type indicates allocating the UE data in multiple SC-FDE symbols in the DL slot or the UL slot, and wherein the configuration of allocation of UE data indicates a starting symbol and a length of allocation in number of symbols in the DL slot or the UL slot.

5. The UE of claim 3, wherein SC-FDE symbols assigned to the UE are noncontiguous, and wherein the configuration of allocation of UE data indicates a bit map of the assigned SC-FDE symbols in the DL slot or the UL slot.

6. The UE of claim 3, wherein the allocation of UE data in a symbol is offset with a number of TRBs, and wherein the configuration of allocation of UE data indicates a starting symbol and a length of the allocation in a number of symbols, and a starting TRB in the starting symbol.

7. The UE of claim 3, wherein the configuration of allocation of UE data indicates a bit map of assigned symbols and a starting TRB in a symbol.

8. The UE of claim 3, wherein SC-FDE symbols assigned to the UE are interleaved with SC-FDE symbols of the one or more other UEs.

9. The UE of claim 3, wherein the resource allocation type indicates allocating the UE data in one or more TRBs in the SC-FDE symbol shared with the one or more other UEs, and wherein the configuration of allocation of UE data indicates a starting TRB and a length of contiguous TRBs in the SC-FDE symbol.

10. The UE of claim 3, wherein the UE is configured with a time gap interval between allocation of the UE data and allocation of data to the one or more other UEs in the SC-FDE symbol.

11. The UE of claim 3, wherein the configuration of allocation of UE data indicates a bit map for assigned non-contiguous TRBs in the SC-FDE symbol.

12. The UE of claim 3, wherein assigned SC-FDE TRBs in a symbol are interleaved with TRBs of the one or more other UEs, and wherein the configuration of allocation of UE data indicates a bit map for the assigned interleaved TRBs in the SC-FDE symbol.

13. The UE of claim 3, wherein the configuration of allocation of UE data indicates a starting TRB and an interleaving depth of data allocation.

14. The UE of claim 3, wherein the resource allocation type indicates a slot-based allocation of the UE data and a complete DL slot or UL slot with corresponding reference signals (RS) is assigned to a single UE.

15. The UE of claim 3, wherein a guard interval is at least one of 6.125%, 12.5% or 25% of a length of the SC-FDE symbol.

16. The UE of claim 3, wherein a length of the TRBs is one or both of 16 or 8 subsymbols, and a length of the SC-FDE symbol including a guard interval is an integer power to a base 2.

17. The UE of claim 3, wherein a fast Fourier transform (FFT) length of an SC-FDE symbol including a guard interval is at least one of 128, 256, 512, 1024, or 2048 for TRB length of 8 sub-symbols, and at least one of 256, 512, 1024, 2048, or 4096 for TRB length of 16 sub-symbols.

18. A processor for wireless communication, comprising: at least one controller coupled with at least one memory and configured to cause the processor to: receive a first signaling indicating a configuration for a resource allocation type for downlink (DL) or uplink (UL) data using a single carrier with frequency domain equalization (SC-FDE) waveform; receive a second signaling indicating a configuration of time resource allocation of contiguous or non-contiguous time resource blocks (TRBs) for user equipment (UE) data in a SC-FDE symbol of a DL slot or an UL slot; andreceive a third signaling indicating a configuration of allocation of UE data in slots or symbols shared with one or more other UEs.

19. The processor of claim 18, wherein the configuration of allocation of UE data indicates a starting symbol and a length of allocation in number of symbols in the DL slot or the UL slot.

20. A method performed by a user equipment (UE), the method comprising: receiving a first signaling indicating a configuration for a resource allocation type for downlink (DL) or uplink (UL) data using a single carrier with frequency domain equalization (SC- FDE) waveform; receiving a second signaling indicating a configuration of time resource allocation of contiguous or non-contiguous time resource blocks (TRBs) for UE data in a SC-FDE symbol of a DL or an UL slot; and receiving a third signaling indicating a configuration of allocation of UE data in slots or symbols shared with one or more other UEs.

Citation Information

Patent Citations

  • User terminal and radio communication method

    US20200052940A1

  • Multiplexing interlaces with a single carrier waveform

    US20210022044A1

  • Scheduling of pdsch transmission with DFT-s-OFDM waveform

    US20220078767A1