Display device
By introducing a scan opening time determiner and a scan control module into the panel driving section of the display device, the scanning pulse is adjusted to ensure that the scan opening time of multiple pixel rows is consistent, and the problem of poor brightness uniformity in the prior art is solved, and a more uniform brightness display is achieved.
Patent Information
- Application Number
- CN202010488548.0
- Authority / Receiving Office
- CN · China
- Patent Type
- Patents(China)
- Current Assignee / Owner
- Priority Date
- 2019-08-02
- Filing Date
- 2020-06-02
- Publication Date
- 2025-05-20
- Estimated Expiration
- 2040-06-02
AI Technical Summary
In the existing display device, the data voltage transition time delay caused by different distances of multiple pixel rows leads to inconsistent scanning opening time, affecting the brightness uniformity.
By introducing a scan opening time determiner and a scan control module into the panel driving section, the scan opening time change amount is determined based on the line image data of each pixel row, and the amplitude, width or timing of the scanning pulse is adjusted to ensure that the multiple pixel rows have substantially the same effective scan opening time.
The scanning opening time consistency of multiple pixel rows is achieved, and the brightness uniformity of the display device is improved.
Smart Images

Figure CN112309336B_ABST
Abstract
Description
Technical Field
[0001] The present invention relates to a display device, and more particularly, to a display device for adjusting a scan pulse. Background Art
[0002] An organic light emitting diode display device includes a plurality of pixels connected to a plurality of scan lines and a plurality of data lines. Each pixel can receive a scan pulse through the scan line during a scan on time (SOT) (or gate on time), and store a received data voltage through the data line during the scan on time of receiving the scan pulse.
[0003] On the other hand, when low-brightness line image data (for example, black line image data) is provided to pixels in the same row connected to the same scan line, that is, the pixel row connected to the scan line, a high data voltage corresponding to the low-brightness line image data is applied to the pixel, and the load of the scan line is increased by the high data voltage. Due to the increased load of the scan line, the scan-on time for the pixel may be reduced.
[0004] In addition, as the distance from the data driver to each pixel row increases, the transition time to change to the voltage level required for the data voltage may increase due to the resistor-capacitor (RC) delay of the data line. Therefore, the scan-on time for storing the data voltage in each pixel included in the pixel row may decrease according to the distance from the data driver.
[0005] As a result, a plurality of pixel rows included in the display panel may have different scan-on times from each other, and thus the brightness uniformity of the display device may be reduced. Summary of the invention
[0006] An object of the present invention is to provide a display device in which a plurality of pixel rows included in a display panel can have substantially the same effective scanning on time.
[0007] However, the problems to be solved by the present invention are not limited to the above-mentioned problems, and various extensions can be made without departing from the scope of the idea and field of the present invention.
[0008] In order to achieve an object of the present invention, the display device according to various embodiments of the present invention includes: a display panel including a plurality of pixel rows; and a panel driving unit driving the display panel. The panel driving unit includes: a scan-on time determiner receiving line image data for each of the plurality of pixel rows and determining a scan-on time variation for each of the plurality of pixel rows based on the line image data; and a scan control module adjusting a scan pulse applied to each of the plurality of pixel rows according to the scan-on time variation.
[0009] In one embodiment, the scan-on time determiner may include: a representative grayscale calculation module, which calculates a representative grayscale value of the line image data for each of the multiple pixel rows; and a scan-on time variation determination module, which determines the scan-on time variation for each of the multiple pixel rows based on the representative grayscale value of the line image data.
[0010] In one embodiment, the representative grayscale calculation module may calculate an average of a plurality of pixel grayscale values of a plurality of pixels included in each of the plurality of pixel rows represented by the line image data as the representative grayscale value of the line image data.
[0011] In one embodiment, the representative grayscale calculation module can group multiple pixel grayscale values of a plurality of pixels included in each of the plurality of pixel rows represented by the line image data into multiple pixel grayscale groups, thereby generating a histogram of the line image data, and determine the representative grayscale value of the line image data based on the histogram of the line image data.
[0012] In one embodiment, the scan-on time variation determination module may increase the scan-on time variation as the representative grayscale value of the line image data decreases.
[0013] In one embodiment, the scan-on time determiner may further include a lookup table storing the scan-on time variation corresponding to the representative grayscale value of the line image data, and the scan-on time variation determination module may read out the scan-on time variation corresponding to the representative grayscale value calculated by the representative grayscale calculation module from the lookup table, thereby determining the scan-on time variation for each of the multiple pixel rows.
[0014] In one embodiment, the scan control module may adjust at least one of the high gate voltage or the low gate voltage so that the amplitude of the scan pulse increases as the scan-on time variation increases.
[0015] In one embodiment, the panel driving unit may further include: a scan voltage generator, generating the high gate voltage and the low gate voltage; and a scan driver, applying the scan pulse to each of the plurality of pixel rows based on the high gate voltage and the low gate voltage received from the scan voltage generator. The scan control module may output a voltage level control signal indicating an adjusted voltage level of the high gate voltage or the low gate voltage in response to the scan-on time variation, the scan voltage generator adjusts the high gate voltage or the low gate voltage to the adjusted voltage level indicated by the voltage level control signal, and the scan driver outputs the scan pulse with the adjusted amplitude based on the high gate voltage or the low gate voltage having the adjusted voltage level.
[0016] In one embodiment, the scan control module may increase the width of the scan pulse or advance the timing of the scan pulse as the change in the scan on time increases.
[0017] In one embodiment, the panel driving unit may further include: a scan voltage generator, which generates a first clock signal and a second clock signal based on a scan clock signal; and a scan driver, which applies the scan pulse to each of the plurality of pixel rows based on the first clock signal and the second clock signal received from the scan voltage generator. It may be that the scan control module outputs the scan clock signal with adjusted width or timing in response to the scan-on time variation, the scan voltage generator generates the first clock signal and the second clock signal with adjusted width or timing based on the scan clock signal with adjusted width or timing, and the scan driver outputs the scan pulse with adjusted width or timing based on the first clock signal and the second clock signal with adjusted width or timing.
[0018] In order to achieve an object of the present invention, the display device according to various embodiments of the present invention includes: a display panel including a plurality of pixel rows; and a panel driving unit driving the display panel. The panel driving unit includes: a data driver providing a data voltage to each of the plurality of pixel rows; a horizontal time determiner determining a horizontal time for each of the plurality of pixel rows according to a distance from the data driver to each of the plurality of pixel rows; and a scanning control module adjusting a scanning pulse applied to each of the plurality of pixel rows according to the determined horizontal time.
[0019] In one embodiment, the horizontal time determiner may be configured to gradually increase the horizontal time for each of the plurality of pixel rows as the distance from the data driver to each of the plurality of pixel rows increases.
[0020] In one embodiment, the horizontal time determiner may determine the horizontal time for the middle pixel row among the multiple pixel rows as a basic horizontal time, determine the horizontal time for the adjacent pixel row separated by a first interval in a direction approaching the data driver from the middle pixel row among the multiple pixel rows as a time obtained by subtracting a horizontal time variation from the basic horizontal time, and determine the horizontal time for the distant pixel row separated by the first interval in a direction away from the data driver from the middle pixel row among the multiple pixel rows as a time obtained by adding the horizontal time variation to the basic horizontal time.
[0021] In one embodiment, the horizontal time determiner may include: a line memory storing line image data for each of the multiple pixel rows; a horizontal time determination module determining the horizontal time for each of the multiple pixel rows based on the distance from the data driver to each of the multiple pixel rows; and a data output module outputting the line image data stored in the line memory within the determined horizontal time.
[0022] In one embodiment, the data output module may provide the data driver with a data strobe signal indicating a situation of outputting the line image data, and increase a width of a valid interval of the data strobe signal as the determined horizontal time increases.
[0023] In one embodiment, the scan control module may increase the width of the scan pulse as the determined horizontal time increases.
[0024] In order to achieve an object of the present invention, the display device according to various embodiments of the present invention includes: a display panel including a plurality of pixel rows; and a panel driving unit driving the display panel. The panel driving unit includes: a timing determiner determining a scan-on time for each of the plurality of pixel rows based on at least one of line image data for each of the plurality of pixel rows or a distance from a data driver to each of the plurality of pixel rows; and a scan control module adjusting a scan pulse applied to each of the plurality of pixel rows based on the determined scan-on time.
[0025] In one embodiment, the timing determiner may include: a scan-on time determiner, which determines a scan-on time change added to a basic scan-on time to determine the scan-on time, and the scan-on time determiner may determine the scan-on time change for each of the multiple pixel rows based on a representative grayscale value of the line image data for each of the multiple pixel rows.
[0026] In one embodiment, the timing determiner may include: a horizontal time determiner, which determines the horizontal time for each of the multiple pixel rows and determines the scan start time based on the determined horizontal time. The horizontal time determiner may determine the horizontal time for each of the multiple pixel rows based on the distance from the data driver to each of the multiple pixel rows.
[0027] In one embodiment, the timing determiner may include: a horizontal time determiner, which determines the horizontal time for each of the multiple pixel rows according to the distance from the data driver to each of the multiple pixel rows, and determines an intermediate scan-on time according to the determined horizontal time; and a scan-on time determiner, which determines a scan-on time variation for each of the multiple pixel rows according to a representative grayscale value of the line image data for each of the multiple pixel rows, and determines the scan-on time by adding the scan-on time variation to the intermediate scan-on time.
[0028] (Effects of the Invention)
[0029] The display device involved in each embodiment of the present invention can determine the scan-on time variation for each pixel row based on the line image data for the pixel row, and can adjust the scan pulse applied to the pixel row according to the scan-on time variation. Therefore, in the display device involved in each embodiment of the present invention, the multiple pixel rows included in the display panel can have substantially the same effective scan-on time.
[0030] In addition, the display device according to the embodiments of the present invention can determine the horizontal time for each pixel row according to the distance from the data driver to each pixel row, and adjust the scan pulse applied to the pixel row according to the horizontal time. Therefore, in the display device according to the embodiments of the present invention, the multiple pixel rows included in the display panel can have substantially the same effective scan-on time.
[0031] However, the effects of the present invention are not limited to the above-mentioned effects, and various extensions can be made without departing from the scope of the idea and field of the present invention. BRIEF DESCRIPTION OF THE DRAWINGS
[0032] Figure 1 It is a block diagram showing a display device according to an embodiment of the present invention.
[0033] Figure 2 This is a circuit diagram showing an example of a pixel included in a display device according to an embodiment of the present invention.
[0034] Figure 3 This is a block diagram showing an example of a scan driver included in a display device according to an embodiment of the present invention.
[0035] Figure 4 Yes means Figure 3 A circuit diagram of an example of each driving stage included in a scan driver.
[0036] Figure 5 It is used to illustrate Figure 3 A timing diagram of the operation of the scan driver.
[0037] Figure 6 A diagram for explaining an example of loads on first scanning lines and second scanning lines based on first line image data and second line image data for first pixel rows and second pixel rows in a display device according to an embodiment of the present invention.
[0038] Figure 7 It means for Figure 6 A diagram showing an example of effective scan-on time for a first pixel row and a second pixel row.
[0039] Figure 8 Yes means Figure 1 FIG. 1 is a diagram showing an example of a histogram representing line image data generated by a grayscale calculation module included in a display device.
[0040] Fig. 9 Yes means Figure 1 A diagram of an example of a lookup table included in a display device.
[0041] Fig.10 It means by Figure 1 A diagram showing an example of a scanning control module included in a display device adjusting the amplitude of a scanning pulse.
[0042] Fig.11 It means that when a scanning pulse with adjusted amplitude is applied to the second pixel row, Figure 6 A diagram showing an example of effective scan-on time for a first pixel row and a second pixel row.
[0043] Fig.12 Yes means through Figure 1A diagram showing an example of a scan control module included in a display device adjusting the width or timing of a scan pulse.
[0044] Fig.13 It means that when a scan pulse with adjusted width is applied to the second pixel row, Figure 6 A diagram showing an example of effective scan-on time for a first pixel row and a second pixel row.
[0045] Fig.14 It is used to explain the adjustment of the scanning pulse width. Figure 1 A timing diagram of an example of the operation of the display device.
[0046] Fig.15 It is a block diagram showing a display device according to another embodiment of the present invention.
[0047] Fig.16 This is a diagram for explaining an example of the maximum effective scan-on time for each pixel row based on the distance from the data driver to each pixel row when the horizontal time is fixed.
[0048] Fig.17 The diagram shows an example of a frame period in which the horizontal time is fixed and an example of a frame period in which the horizontal time is adjusted according to another embodiment of the present invention.
[0049] Fig.18 FIG. 1 is a diagram for explaining an example of effective scan-on time of pixel rows having different distances from a data driver when adjusting the horizontal time according to another embodiment of the present invention.
[0050] Fig.19 This is a timing chart for explaining an example of the operation of a display device according to another embodiment of the present invention.
[0051] Fig. 20 is a block diagram showing a display device according to still another embodiment of the present invention.
[0052] Fig.21 It is a block diagram showing an electronic device including a display device according to each embodiment of the present invention.
[0053] Explanation of symbols:
[0054] 100, 400, 700: display device; 110, 410, 710: display panel; 120, 420, 720: panel driving unit; 130, 430, 730: data driver; 140, 440, 740: scan voltage generator; 150, 450, 750: scan driver; 160, 460, 760: controller; 200: scan on time determiner; 220: representative grayscale calculation module; 240: scan on time variation determination module; 260: lookup table; 280, 580, 880: scan control module; 500: horizontal time determiner; 520: line memory; 540: horizontal time determination module; 560: data output module; 800: timing determiner. DETAILED DESCRIPTION
[0055] Hereinafter, preferred embodiments of the present invention will be described in more detail with reference to the accompanying drawings. The same reference numerals are used for the same components in the drawings, and repeated description of the same components will be omitted.
[0056] Figure 1 is a block diagram showing a display device according to an embodiment of the present invention. Figure 2 is a circuit diagram showing an example of a pixel included in a display device according to an embodiment of the present invention. Figure 3 is a block diagram showing an example of a scan driver included in a display device according to an embodiment of the present invention. Figure 4 Yes means Figure 3 A circuit diagram of an example of each driving stage included in the scan driver, Figure 5 It is used to illustrate Figure 3 The timing diagram of the operation of the scan driver, Figure 6 is a diagram for explaining an example of loads of first scanning lines and second scanning lines based on first line image data and second line image data for first pixel rows and second pixel rows in a display device according to an embodiment of the present invention, Figure 7 It means for Figure 6 An example of the effective scan-on time of the first pixel row and the second pixel row is shown in FIG. Figure 8 Yes means Figure 1 A diagram showing an example of a histogram representing line image data generated by a grayscale calculation module included in a display device of Fig. 9 Yes means Figure 1 A diagram showing an example of a lookup table included in a display device, Fig.10 It means by Figure 1 FIG. 1 is a diagram showing an example of a scanning control module included in a display device adjusting the amplitude of a scanning pulse, Fig.11 It means that when a scanning pulse with adjusted amplitude is applied to the second pixel row, Figure 6An example of the effective scan-on time of the first pixel row and the second pixel row is shown in FIG. Fig.12 Yes means through Figure 1 A display device includes a scanning control module that adjusts the width or timing of a scanning pulse. Fig.13 It means that when a scan pulse with adjusted width is applied to the second pixel row, Figure 6 An example of the effective scan-on time of the first pixel row and the second pixel row is shown in FIG. Fig.14 It is used to explain the adjustment of the scanning pulse width. Figure 1 A timing diagram of an example of the operation of the display device.
[0057] Reference Figure 1 A display device 100 according to an embodiment of the present invention may include: a display panel 110 including a plurality of pixel rows; and a panel driving unit 120 driving the display panel 110. The panel driving unit 120 may include a data driver 130, a scan voltage generator 140, a scan driver 150, and a controller 160.
[0058] The display panel 110 may include the plurality of pixel rows each including a plurality of pixels PX. Here, each pixel row is a plurality of pixels PX arranged in the same row, meaning a plurality of pixels PX connected to the same scan line. Each pixel row may be connected to a plurality of data lines, and the plurality of pixel rows may be connected to a plurality of scan lines, respectively. In one embodiment, each pixel PX includes at least one capacitor, at least two transistors, and an organic light emitting diode (OLED), and the display panel 110 may be an OLED display panel.
[0059] For example, Figure 2As shown, each pixel PX may have a 7T1C structure including first to seventh transistors T1 to T7 , a storage capacitor CST, and an organic light emitting diode EL. Each pixel PX may include: a first transistor T1 that generates a driving current; a second transistor T2 that transmits a data voltage DV to a source of the first transistor T1 in response to a scan pulse SCANP; a third transistor T3 that diode-connects the first transistor T1 in response to the scan pulse SCANP; a storage capacitor CST that stores the data voltage DV transmitted through the second transistor T2 and the first transistor T1 that is diode-connected; a fourth transistor T4 that provides an initialization voltage VINIT to the storage capacitor CST and a gate of the first transistor T1 in response to an initialization signal SI; a fifth transistor T5 that connects a line of a high power supply voltage ELVDD to the source of the first transistor T1 in response to a light emission control signal SEM; a sixth transistor T6 that connects a drain of the first transistor T1 to the organic light emitting diode EL in response to the light emission control signal SEM; a seventh transistor T7 that provides the initialization voltage VINIT to the organic light emitting diode EL in response to the initialization signal SI; and the organic light emitting diode EL that emits light based on the driving current from the line of the high power supply voltage ELVDD to the line of the low power supply voltage ELVSS. In one embodiment, the display device 100 may further include a light emitting driver that applies a light emitting control signal SEM to the fifth transistor T5 and the sixth transistor T6. In addition, according to various embodiments, the initialization signal SI may be a signal different from the scan pulse SCANP generated by the scan driver 150, or the scan pulse SCANP for the previous pixel row may be used as the initialization signal SI for the current pixel row.
[0060] on the other hand, Figure 2 The pixel PX having the 7T1C structure is illustrated, but the structure of each pixel PX included in the display device 100 according to each embodiment of the present invention is not limited to Figure 2 In addition, in other embodiments, the display panel 110 may be a liquid crystal display (LCD) panel in which each pixel PX includes a switching transistor and a liquid crystal capacitor connected to the switching transistor. However, the display panel 110 is not limited to an LCD panel and an OLED panel, and may be any display panel.
[0061] The data driver 130 may generate a data voltage DV based on the output line image data OLID and the data control signal DCTRL received from the controller 160, and may provide the data voltage DV to the plurality of pixels PX included in each pixel row through the plurality of data lines. Here, each line image data (ILID, OLID) is image data for the corresponding pixel row, and may include a plurality of pixel image data for the plurality of pixels PX included in the corresponding pixel row. For example, the data driver 130 may sequentially receive a plurality of output line image data OLID for the plurality of pixel rows included in the display panel 110 from the controller 160, and apply a plurality of data voltages DV corresponding to a plurality of pixel grayscale values of the plurality of pixels PX included in the pixel row represented by the output line image data OLID to the pixel rows corresponding to each output line image data OLID. In an embodiment, the data control signal DCTRL may include an output data selection signal DE, a data clock DCLK and / or a load signal, but is not limited thereto. In one embodiment, the data driver 130 and the controller 160 may be implemented by a single integrated circuit, which may be referred to as a timing controller embedded data driver (TED). In other embodiments, the data driver 130 and the controller 160 may be implemented by separate integrated circuits.
[0062] The scan voltage generator 140 may generate the signals / voltages FLM, CLK1, CLK2, VGL, and VGH for the scan driver 150 based on the scan control signal SCTRL received from the controller 160, and the scan driver 150 may sequentially apply the scan pulses SCANP to the plurality of pixel rows included in the display panel 110 based on the signals / voltages FLM, CLK1, CLK2, VGL, and VGH received from the scan voltage generator 140. In an embodiment, the scan control signal SCTRL may include a scan start signal FLM, a scan clock signal SCLK, and / or a voltage level control signal VLCTRL, but is not limited thereto. For example, the scan voltage generator 140 may generate a scan start signal FLM provided to the scan driver 150 based on a scan start signal FLM received from the controller 160, may generate a first clock signal CLK1 and a second clock signal CLK2 provided to the scan driver 150 based on a scan clock signal SCLK received from the controller 160, and may adjust at least one of a high gate voltage VGH or a low gate voltage VGL provided to the scan driver 150 in response to a voltage level control signal VLCTRL received from the controller 160. In one embodiment, the scan voltage generator 140 may be included in a power management integrated circuit (PMIC) that provides power to the display device 100, but is not limited thereto. In one embodiment, the scan driver 150 may be integrated or formed in a peripheral portion of the display panel 110. In other embodiments, the scan driver 150 may be implemented in the form of an integrated circuit. The scan driver 150 may sequentially apply the scan pulse SCANP to the plurality of pixel rows based on the scan start signal FLM, the first clock signal CLK1 , the second clock signal CLK2 , the high gate voltage VGH, and the low gate voltage VGL received from the scan voltage generator 140 .
[0063] In one embodiment, if Figure 3 As shown, the scan driver 150 may include multiple driving stages 152, 154, 156, and 158 for applying multiple scan pulses SCANP1, SCANP2, SCANP3, and SCANP4 to the multiple pixel rows based on the scan start signal FLM, the first clock signal CLK1, the second clock signal CLK2, the high gate voltage VGH, and the low gate voltage VGL.
[0064] For example, Figure 4As shown, each driver stage 15a may include: a first transistor M1, which transmits a scan start signal FLM or a previous scan pulse PSS to a first node N1 in response to a first clock signal CLK1 (in the case of the even-numbered driver stages 154 and 158, in response to a second clock signal CLK2); a second transistor M2, which transmits a high gate voltage VGH to a fourth node N4 in response to a voltage at a third node N3; a third transistor M3, which transmits a voltage at a fourth node N4 to the first node N1 in response to a second clock signal CLK2 (in the case of the even-numbered driver stages 154 and 158, in response to the first clock signal CLK1); a fourth transistor M4, which transmits a first clock signal CLK1 (in the case of the even-numbered driver stages 154 and 158, in response to the second clock signal CLK2) to the third node N3 in response to a voltage at the first node N1; a fifth transistor M5, which transmits a high gate voltage VGH to a fourth node N4 in response to a voltage at a third node N3; The first clock signal CLK1 (in the case of the even-numbered driving stages 154 and 158, in response to the second clock signal CLK2) transmits the low gate voltage VGL to the third node N3; the sixth transistor M6, in response to the voltage of the third node N3, outputs the high gate voltage VGH as the scan pulse SCANP1 to the scan output node NS; the seventh transistor M7, in response to the voltage of the second node N2, outputs the second clock signal CLK2 (in the case of the even-numbered driving stages 154 and 158, outputs the first clock signal CLK1) as the scan pulse SCANP1 to the scan output node NS; the eighth transistor M8, in response to the low gate voltage VGL, transmits the voltage of the first node N1 to the second node N2; the first capacitor C1 is connected between the high gate voltage VGH and the third node N3; and the second capacitor C2 is connected between the second node N2 and the scan output node NS. However, Figure 4 The circuit configuration of each driving stage 15 a is an example, and the configuration of each driving stage 152 , 154 , 156 , and 158 of the scan driver 150 according to each embodiment of the present invention is not limited thereto.
[0065] Reference Figure 1 , Figure 4 as well as Figure 5 , the scan voltage generator 140 can generate a first clock signal CLK1 and a second clock signal CLK2 based on the scan clock signal SCLK. Figure 5 As shown, the scan voltage generator 140 may generate a first clock signal CLK1 having the same phase as the scan clock signal SCLK and a second clock signal CLK2 having an opposite phase to the scan clock signal SCLK, but is not limited thereto. Figure 5As shown, the odd-numbered driving stages 152 and 156 can output the scanning pulses SCANP1 and SCANP3 for transferring from the high gate voltage VGH to the low gate voltage VGL in synchronization with the second clock signal CLK2, and the even-numbered driving stages 154 and 158 can output the scanning pulses SCANP2 and SCANP4 for transferring from the high gate voltage VGH to the low gate voltage VGL in synchronization with the first clock signal CLK1, but are not limited to this.
[0066] Refer again Figure 1 , the controller (e.g., timing controller) 160 may receive input line image data ILID and control signal CTRL from an external main process (e.g., application processor (AP), graphics processing unit (GPU) or graphics card). For example, the controller 160 may sequentially receive a plurality of input line image data ILID for the plurality of pixel rows included in the display panel 110. In one embodiment, the control signal CTRL may include a vertical synchronization signal, a horizontal synchronization signal, an input data selection signal, a main clock signal, etc., but is not limited thereto. The controller 160 may generate a data control signal DCTRL, a scan control signal SCTRL and output line image data OLID based on the input line image data ILID and the control signal CTRL. The controller 160 may provide the output line image data OLID and the data control signal DCTRL to the data driver 130 to control the operation of the data driver 130, and may provide the scan control signal SCTRL to the scan voltage generator 140 to control the operation of the scan voltage generator 140 and the scan driver 150.
[0067] On the other hand, the loads of the plurality of scan lines respectively connected to the plurality of pixel rows included in the display panel 110 may be different according to the plurality of line image data for the plurality of pixel rows. Figure 6As shown, the first scan line SL1 connected to the first pixel row PXR1 can be modularized into a first scan line module SLM1 including a modular resistor MR and a modular capacitor MC, and the second scan line SL2 connected to the second pixel row PXR2 can be modularized into a second scan line module SLM2 including a modular resistor MR and a modular capacitor MC. In addition, when the display panel 110a displays an image having a high grayscale level (e.g., 255 grayscale level 255G) and a low grayscale level (e.g., 0 grayscale level 0G), when each pixel image data included in the line image data for the first pixel row PXR1 has a pixel grayscale value corresponding to the high grayscale level, and at least a portion of each pixel image data included in the line image data for the second pixel row PXR2 has a pixel grayscale value corresponding to the low grayscale level, each pixel PX included in the first pixel row PXR1 may store a data voltage (e.g., white data voltage) WDV corresponding to the high grayscale level, and at least a portion of each pixel PX included in the second pixel row PXR2 may store a data voltage (e.g., black data voltage) BDV corresponding to the low grayscale level. On the other hand, in the case of the line image data for the first pixel row PXR1, each pixel PX included in the first pixel row PXR1 may store a data voltage (e.g., white data voltage) WDV corresponding to the high grayscale level, and at least a portion of each pixel PX included in the second pixel row PXR2 may store a data voltage (e.g., black data voltage) BDV corresponding to the low grayscale level. Figure 2 In the display device 100 of the pixels PX of the plurality of rows of pixels, the data voltage BDV corresponding to the low grayscale level may have a higher voltage level than the data voltage WDV corresponding to the high grayscale level, and the pixels PX storing the data voltage BDV having a relatively high voltage level may act as a greater load than the pixels PX storing the data voltage WDV having a relatively low voltage level with respect to the scan pulse SCANP transferred from the high gate voltage VGH to the low gate voltage VGL. That is, the load of the scan line connected to the plurality of pixels PX included in the pixel row may increase as the grayscale values represented by the line image data for each pixel row decrease.
[0068] In addition, the more the scan line load corresponding to each pixel row increases, the shorter the effective scan-on time for the pixel row decreases. Figure 6 as well as Figure 7, when the line image data for the second pixel row PXR2 represents a lower grayscale value than the line image data for the first pixel row PXR1, the scan line load corresponding to the second pixel row PXR2 may be greater than the scan line load corresponding to the first pixel row PXR1. In addition, when the scan line load corresponding to the second pixel row PXR2 is greater than the scan line load corresponding to the first pixel row PXR1, even if the scan driver 150 outputs the same output scan pulse OSCANP to the first scan line SL1 and the second scan line SL2, the scan pulse SCANP@SL2 on the second scan line SL2 may reach the desired voltage level later than the scan pulse SCANP@SL1 on the first scan line SL1. Thus, the effective scan on time ESOT2 for the second pixel row PXR2 may be shorter than the effective scan on time ESOT1 for the first pixel row PXR1. Thus, when the scan pulse SCANP applied to each pixel row is not adjusted, the plurality of pixel rows included in the display panel 110 may have different effective scan-on times from each other, and the brightness uniformity of the display device 100 may be reduced.
[0069] However, in the display device 100 involved in an embodiment of the present invention, in order to make the multiple pixel rows have substantially the same effective scan-on time, the controller 160 may include: a scan-on time determiner 200, which receives input line image data ILID for each of the multiple pixel rows, and determines a scan-on time change SOTCA for each of the multiple pixel rows based on the input line image data ILID; and a scan control module 280, which adjusts a scan pulse SCANP applied to each of the multiple pixel rows according to the scan-on time change SOTCA.
[0070] In one embodiment, in order to determine the scan-on time variation SOTCA for each pixel row, the scan-on time determiner 200 may include: a representative grayscale calculation module 220, which calculates the representative grayscale value RGV of the input line image data ILID for each pixel row; and a scan-on time variation determination module 240, which determines the scan-on time variation SOTCA for the pixel row according to the representative grayscale value RGV of the input line image data ILID.
[0071] In one embodiment, the representative grayscale calculation module 220 may calculate the average of a plurality of pixel grayscale values for a plurality of pixels PX included in a pixel row represented by the input line image data ILID for each pixel row as the representative grayscale value RGV of the input line image data ILID. In other embodiments, the representative grayscale calculation module 220 may calculate the representative grayscale value RGV based on a histogram of the input line image data ILID. For example, Figure 8 As shown, the representative grayscale calculation module 220 may group the plurality of pixel grayscale values for the plurality of pixels PX included in each pixel row represented by the input line image data ILID into a plurality of pixel grayscale groups PGG1, PGG2, PGG3, PGG4, PGG5, PGG6, PGG7, PGG8, thereby generating the histograms 310, 330 of the input line image data ILID, and determine the representative grayscale value RGV of the input line image data ILID based on the histograms 310, 330 of the input line image data ILID. For example, the representative grayscale value RGV determined based on the histogram 330 with a larger number of pixels PX belonging to a lower pixel grayscale group (e.g., PGG1, PGG2, PGG3) may be lower than the representative grayscale value RGV determined based on the histogram 310 with a larger number of pixels PX belonging to a higher pixel grayscale group (e.g., PGG6, PGG7, PGG8).
[0072] The scan-on time variation determination module 240 may be configured to increase the scan-on time variation SOTCA as the representative grayscale value RGV of the input line image data ILID is smaller. In one embodiment, the scan-on time determiner 200 may further include a lookup table 260 storing the scan-on time variation SOTCA corresponding to the representative grayscale value RGV of the input line image data ILID. The scan-on time variation determination module 240 may read out the scan-on time variation SOTCA corresponding to the representative grayscale value RGV calculated by the representative grayscale calculation module 220 from the lookup table 260, thereby determining the scan-on time variation SOTCA for each pixel row. In one embodiment, the lookup table 260 may store the scan-on time variation SOTCA corresponding to all grayscale values (e.g., grayscale 0 to grayscale 255). In other embodiments, such as Fig. 9 As shown, the lookup table 260a can store scan-on time variations SOTCA1, SOTCA2, SOTCA3, SOTCA4, SOTCA5, SOTCA6, SOTCA7, SOTCA8 corresponding to the reference grayscale values RGV1, RGV2, RGV3, RGV4, RGV5, RGV6, RGV7, RGV8 as part of all grayscale values. In this case, the scan-on time variation determination module 240 can read out two scan-on time variations corresponding to two reference grayscale values adjacent to the representative grayscale value RGV from the lookup table 260a, perform linear compensation on the two scan-on time variations, and thus determine the scan-on time variation SOTCA corresponding to the representative grayscale value RGV.
[0073] The scan control module 280 may adjust at least one of the amplitude, width, and timing of the scan pulse SCANP applied to each pixel row according to the scan on time variation SOTCA determined by the scan on time determiner 200 .
[0074] In one embodiment, the scan control module 280 may adjust at least one of the high gate voltage VGH or the low gate voltage VGL so that the amplitude of the scan pulse SCANP increases as the scan on time variation SOTCA increases. Fig.10 As shown, the scan control module 280 may increase the voltage level of the high gate voltage VGH or decrease the voltage level of the low gate voltage VGL, thereby increasing the first amplitude AMP1 of the scan pulse SCANP to the second amplitude AMP2.
[0075] In one embodiment, the scan control module 280 may output a voltage level control signal VLCTRL representing an adjusted voltage level of the high gate voltage VGH or the low gate voltage VGL in response to the scan on time change SOTCA, the scan voltage generator 140 adjusts the high gate voltage VGH or the low gate voltage VGL to the adjusted voltage level represented by the voltage level control signal VLCTRL, and the scan driver 150 outputs a scan pulse SCANP with the amplitude adjusted based on the high gate voltage VGH or the low gate voltage VGL having the adjusted voltage level.
[0076] For example, Figure 6 as well as Fig.11As shown, the scan driver 150 applies the first output scan pulse OSCANP1 having the first voltage level VGL1 to the first scan line SL1 corresponding to the first pixel row PXR1, and the scan pulse SCANP1@SL1 on the first scan line SL1 may have the first effective scan on time ESOT1. In the case where the representative grayscale value RGV of the input line image data ILID for the second pixel row PXR2 is lower than the representative grayscale value RGV of the input line image data ILID for the first pixel row PXR1, and the same first output scan pulse OSCANP1 is applied to the second pixel row PXR2, the scan pulse SCANP1@SL2 on the second scan line SL2 may have the second effective scan on time ESOT2 shorter than the first effective scan on time ESOT1. However, in the display device 100 involved in an embodiment of the present invention, it may be that, when the representative grayscale value RGV of the input line image data ILID for the second pixel row PXR2 is lower than the representative grayscale value RGV of the input line image data ILID for the first pixel row PXR1, the scan-on time determiner 200 increases the scan-on time change amount SOTCA for the second pixel row PXR2, the scan control module 280 outputs the voltage level control signal VLCTRL that reduces the voltage level of the low gate voltage VGL from the first voltage level VGL1 to the second voltage level VGL2 in response to the increased scan-on time change amount SOTCA, the scan voltage generator 140 outputs the low gate voltage VGL having the second voltage level VGL2 in response to the voltage level control signal VLCTRL, and the scan driver 150 applies the second output scan pulse OSCANP2 having the second voltage level VGL2 to the second scan line SL2 corresponding to the second pixel row PXR2. In this case, the scan pulse SCANP2@SL2 on the second scan line SL2 may have a third effective scan on time ESOT3 that is substantially the same as the first effective scan on time ESOT1. In this way, the display device 100 according to an embodiment of the present invention increases the amplitude of the scan pulse SCANP as the representative grayscale value RGV of the input line image data ILID for each pixel row decreases, thereby enabling the plurality of pixel rows to have substantially the same effective scan on time.
[0077] In other embodiments, the scan control module 280 may be such that as the scan on time variation SOTCA increases, the width of the scan pulse SCANP increases, or the timing of the scan pulse SCANP (for example, the start time point of applying the scan pulse SCANP) is advanced. Fig.12As shown, the scan control module 280 may increase the first width W1 of the scan pulse SCANP to the second width W2, or advance the first application start time point T1 of the scan pulse SCANP to the second application start time point T2.
[0078] In one embodiment, the scan control module 280 may output the scan clock signal SCLK with adjusted width or timing in response to the scan on time variation SOTCA, the scan voltage generator 140 may generate the first clock signal CLK1 and the second clock signal CLK2 with adjusted width or timing based on the scan clock signal SCLK with adjusted width or timing, and the scan driver 150 may output the scan pulse SCANP with adjusted width or timing based on the first clock signal CLK1 and the second clock signal CLK2 with adjusted width or timing. For example, Fig.14 As shown, when the first scan pulse SCANP1 and the second scan pulse SCANP2 having the first width W1 are applied to the first scan line SL1 and the second scan line SL2, and the kth scan pulse SCANPk and the k+1th scan pulse SCANPk+1 increasing from the first width W1 to the second width W2 are applied to the Kth scan line and the k+1th scan line, the scan control module 280 can output the scan clock signal SCLK having the first width W1 when outputting the first scan pulse SCANP1 and the second scan pulse SCANP2, and output the scan clock signal SCLK increasing from the first width W1 to the second width W2 when outputting the kth scan pulse SCANPk and the k+1th scan pulse SCANPk+1. The scan voltage generator 140 may generate first and second clock signals CLK1 and CLK2 having a second width W2 based on the scan clock signal SCLK having a second width W2, and the scan driver 150 may output a kth scan pulse SCANPk and a k+1th scan pulse SCANPk+1 having a second width W2 based on the first and second clock signals CLK1 and CLK2.
[0079] For example, Figure 6 as well as Fig.13As shown, the scan driver 150 may apply a first output scan pulse OSCANP1 having a first width W1 to the first scan line SL1 corresponding to the first pixel row PXR1, and the scan pulse SCANP1@SL1 on the first scan line SL1 may have a first effective scan on time ESOT1. In a case where the representative grayscale value RGV of the input line image data ILID for the second pixel row PXR2 is lower than the representative grayscale value RGV of the input line image data ILID for the first pixel row PXR1 and the same first output scan pulse OSCANP1 is applied to the second pixel row PXR2, the scan pulse SCANP1@SL2 on the second scan line SL2 may have a second effective scan on time ESOT2 shorter than the first effective scan on time ESOT1. However, in the display device 100 according to an embodiment of the present invention, when the representative grayscale value RGV of the input line image data ILID for the second pixel row PXR2 is lower than the representative grayscale value RGV of the input line image data ILID for the first pixel row PXR1, the scan-on time determiner 200 increases the scan-on time variation SOTCA for the second pixel row PXR2, the scan control module 280 outputs the scan clock signal SCLK increased from the first width W1 to the second width W2 in response to the increased scan-on time variation SOTCA, the scan voltage generator 140 outputs the first clock signal CLK1 and the second clock signal CLK2 having the second width W2 in response to the scan clock signal SCLK, and the scan driver 150 applies the third output scan pulse OSCANP3 having the second width W2 to the second scan line SL2 corresponding to the second pixel row PXR2. In this case, the scan pulse SCANP3@SL2 on the second scan line SL2 may have a fourth effective scan-on time ESOT4 substantially the same as the first effective scan-on time ESOT1. In this way, the display device 100 according to an embodiment of the present invention increases the width of the scan pulse SCANP as the representative grayscale value RGV of the input line image data ILID for each pixel row decreases, thereby allowing the plurality of pixel rows to have substantially the same effective scan-on time.
[0080] As described above, the display device 100 according to an embodiment of the present invention can determine the scan-on time variation SOTCA for each pixel row based on the input line image data ILID for each pixel row, and can adjust the amplitude, width and / or timing of the scan pulse SCANP applied to the pixel row according to the scan-on time variation SOTCA. Therefore, in the display device 100 according to an embodiment of the present invention, the plurality of pixel rows included in the display panel 110 can have substantially the same effective scan-on time, and the brightness uniformity of the display device 100 can be increased.
[0081] Fig.15 is a block diagram showing a display device according to another embodiment of the present invention. Fig.16 is a diagram for explaining an example of a maximum effective scan-on time for each pixel row based on a distance from a data driver to each pixel row when the horizontal time is fixed. Fig.17 is a diagram showing an example of a frame interval in which the horizontal time is fixed and an example of a frame interval in which the horizontal time is adjusted according to another embodiment of the present invention, Fig.18 1 is a diagram for explaining an example of effective scan-on time of each pixel row having different distances from a data driver when adjusting the horizontal time according to another embodiment of the present invention, Fig.19 This is a timing chart for explaining an example of the operation of a display device according to another embodiment of the present invention.
[0082] Reference Fig.15 , a display device 400 according to another embodiment of the present invention may include: a display panel 410 including a plurality of pixel rows; and a panel driving unit 420 driving the display panel 410. The panel driving unit 420 may include a data driver 430, a scan voltage generator 440, a scan driver 450, and a controller 460. Fig.15 The display device 400 includes a horizontal time determiner 500 instead of a controller 460. Figure 1 In addition to the scan start time determiner 200 shown, there may be Figure 1 The display device 100 has a similar configuration and operation.
[0083] On the other hand, the transition time for the data voltage DV applied to the plurality of pixel rows included in the display panel 410 to reach the desired voltage level may increase as the distance from the data driver 430 to each pixel row increases due to the resistor-capacitor (RC) delay of the data line. Thus, as the distance from the data driver 430 increases, the effective scan-on time for each pixel PX included in the pixel row to store the data voltage DV may decrease. For example, Fig.16As shown, for the adjacent pixel row NPXR close to the data driver 430, the middle pixel row MPXR with an intermediate distance from the data driver 430, and the far pixel row FPXR far from the data driver 430, when the data driver 430 outputs the data voltage ODV within a fixed horizontal time HT, the data voltage DV@NPXR on the adjacent pixel row NPXR can reach the desired voltage level relatively quickly, so that the adjacent pixel row NPXR can have a relatively long first maximum effective scan on time MESOT1. In addition, the data voltage DV@MPXR on the middle pixel row MPXR can reach the desired voltage level later than the data voltage DV@NPXR on the adjacent pixel row NPXR, so that the middle pixel row MPXR can have a second maximum effective scan on time MESOT2 shorter than the first maximum effective scan on time MESOT1. In addition, the data voltage DV@FPXR on the distant pixel row FPXR can reach the desired voltage level later than the data voltage DV@MPXR on the middle pixel row MPXR, so that the distant pixel row FPXR can have a third maximum effective scan on time MESOT3 that is shorter than the second maximum effective scan on time MESOT2. In order to make the plurality of pixel rows including the adjacent pixel row NPXR, the middle pixel row MPXR, and the distant pixel row FPXR have substantially the same scan on time, the display device in the prior art with a fixed horizontal time HT needs to apply a scan pulse SCANP having a scan on time corresponding to the shortest third maximum effective scan on time MESOT3. However, as the resolution of the display device increases, that is, the number of the plurality of pixel rows increases, the scan on time corresponding to the shortest third maximum effective scan on time MESOT3 may be insufficient for storing the data voltage DV in each pixel row.
[0084] In order to allow each pixel row to have sufficient scanning on time, the display device 400 according to other embodiments of the present invention may change the horizontal time HT for each pixel row, and adjust the scanning pulse SCANP for the pixel row to correspond to the changed horizontal time HT. To perform such an operation, the controller 460 may include: a horizontal time determiner 500, which determines the horizontal time HT for each of the plurality of pixel rows according to the distance from the data driver 430 to each of the plurality of pixel rows included in the display panel 410; and a scanning control module 580, which adjusts the scanning pulse SCANP applied to each of the plurality of pixel rows according to the determined horizontal time HT.
[0085] In one embodiment, the horizontal time determiner 500 may be configured to gradually increase the horizontal time HT for each pixel row as the distance from the data driver 430 to the pixel row increases. Fig.17 As shown, the existing frame interval 610 may include a vertical blank interval VBP and a vertical valid interval VAP. The vertical blank interval VBP may have multiple horizontal times DHT for multiple blank rows. The vertical valid interval VAP may have multiple horizontal times DHT for multiple pixel rows included in the display panel 410 as multiple valid rows. For example, in the case where the display panel 410 includes 2N+1 (N is an integer greater than 1) pixel rows, the vertical valid interval VAP may have a time length corresponding to (2N+1)*(1 horizontal time (i.e., 1HT)). In addition, in the existing frame interval 610, the horizontal time DHT for each blank row and the horizontal time DHT for each valid row may be the same basic horizontal time DHT. However, in the frame interval 630 of the display device 400 involved in other embodiments of the present invention, the horizontal time HT for the first pixel row closest to the data driver 430, that is, the first effective row, may be a time (DHT-ΔHT) reduced by the horizontal time variation ΔHT from the basic horizontal time DHT, and the horizontal time HT for each pixel row (that is, the effective row) may be gradually increased as the distance from the data driver 430 to the pixel row (that is, the effective row) increases. The horizontal time HT for the intermediate pixel row having an intermediate distance from the data driver 430, that is, the N+1th effective row, may be the basic horizontal time DHT as the horizontal time in the existing frame interval 610. In addition, the horizontal time HT for the last pixel row farthest from the data driver 430, that is, the 2N+1th effective row, may be a time (DHT+ΔHT) increased by the horizontal time variation ΔHT from the basic horizontal time DHT. As described above, in the frame interval 630 of the display device 400 involved in other embodiments of the present invention, the horizontal time HT for the middle pixel row, that is, the N+1th valid row, is the basic horizontal time DHT. As the distance from the data driver 430 increases or decreases, the horizontal time HT for each pixel row, that is, each valid row gradually increases or decreases. Therefore, the time length of the vertical valid interval VAP of the frame interval 630 can be the same as the time length of the vertical valid interval VAP of the existing frame interval 610.
[0086] For example, Fig.18As shown, the horizontal time determiner 500 can determine the horizontal time HT for the middle pixel row MPXR among the multiple pixel rows included in the display panel 410 as the basic horizontal time DHT, determine the horizontal time HT for the adjacent pixel row NPXR among the multiple pixel rows separated by a first interval D1 from the middle pixel row MPXR in the direction close to the data driver 430 as the time (DHT-ΔHT) obtained by subtracting the horizontal time change ΔHT from the basic horizontal time DHT, and determine the horizontal time HT for the distant pixel row FPXR among the multiple pixel rows separated by the first interval D1 from the middle pixel row MPXR in the direction away from the data driver 430 as the time (DHT+ΔHT) obtained by adding the horizontal time change ΔHT to the basic horizontal time DHT. Thus, the data driver 430 can output the first output data voltage ODV1 to the adjacent pixel row NPXR within the time (DHT-ΔHT) obtained by subtracting the horizontal time change ΔHT from the basic horizontal time DHT, output the second output data voltage ODV2 to the middle pixel row MPXR within the basic horizontal time DHT, and output the third output data voltage ODV3 to the distant pixel row FPXR within the time (DHT+ΔHT) obtained by adding the horizontal time change ΔHT to the basic horizontal time DHT. Although the first output data voltage ODV1 is applied to the adjacent pixel row NPXR within a relatively short time (DHT-ΔHT), the transition time for the first output data voltage ODV1 to reach the desired voltage level is relatively short, and although the transition time for the third output data voltage ODV3 to reach the desired voltage level for the distant pixel row FPXR is relatively long, the third output data voltage ODV3 is applied within a relatively long time (DHT+ΔHT), so the voltage DV1@NPXR on the adjacent pixel row NPXR, the voltage DV2@MPXR on the middle pixel row MPXR, and the voltage DV3@FPXR on the distant pixel row FPXR can have the desired voltage level within substantially the same time ESOT, and the adjacent pixel row NPXR, the middle pixel row MPXR, and the distant pixel row FPXR can have substantially the same effective scan on time ESOT.
[0087] In order to perform such operation, in one embodiment, the horizontal time determiner 500 may include: a line memory 520 storing input line image data ILID for each of the plurality of pixel rows; a horizontal time determination module 540 determining a horizontal time HT for each of the plurality of pixel rows according to the distance from the data driver 430 to each of the plurality of pixel rows; and a data output module 560 outputting the output line image data OLID stored in the line memory 520 within the determined horizontal time HT. In addition, the data output module 560 may provide the data driver 430 with a data strobe signal DE indicating the output line image data OLID, and may increase the width of the effective interval of the data strobe signal DE as the determined horizontal time HT increases. In addition, the data output module 560 may provide the data driver 430 with a data clock signal DCLK, and may increase the cycle of the data clock signal DCLK as the determined horizontal time HT increases. In addition, the scan control module 580 may receive the determined horizontal time HT from the horizontal time determination module 540 , and may increase the width of the scan pulse SCANP as the determined horizontal time HT increases.
[0088] For example, Fig.19 As shown, each frame interval FP may include a vertical valid interval VAP and a vertical blank interval VBP. In the case where the display panel 410 includes 2N+1 first pixel rows to 2N+1 pixel rows, the horizontal time determination module 540 may set the horizontal time HT of the N+1 pixel row to the basic horizontal time (e.g., about 2.7 μs), set the first horizontal time HT1 of the first pixel row closest to the data driver 430 to the time (e.g., about 2.2 μs) from which the horizontal time variation (e.g., about 0.5 μs) is subtracted, and set the 2N+1 horizontal time HT2N+1 of the 2N+1 pixel row farthest from the data driver 430 to the time (e.g., about 3.2 μs) added to the basic horizontal time. In addition, the horizontal time determination module 540 may gradually increase the horizontal time HT of each pixel row as the distance from the data driver 430 increases. For example, the horizontal time determination module 540 may determine the kth horizontal time HTk of the kth pixel row (k is an integer greater than 1 and less than 2N+1) using the mathematical formula “DHT+ΔHT*(kN-1) / N”, where DHT is the basic horizontal time and ΔHT is the horizontal time variation. Fig.19In the example, the kth horizontal time HTk of the kth pixel row may be approximately "2.7+0.5*(kN-1) / N" μs. Based on the horizontal time HT determined in this way, the data output module 560 may output the first line image data LD1 and the data selection signal DE for the first pixel row within the first horizontal time HT1 of approximately 2.2 μs, and the scan driver 450 may output the scan pulse SCANP having the first width W1 to the first pixel row. In addition, the data output module 560 may output the second line image data LD2 and the data selection signal DE for the second pixel row within the second horizontal time HT2 of approximately "2.7-0.5*(N-1) / N" μs, and the scan driver 450 may output the scan pulse SCANP having the second width W2 greater than the first width W1 to the second pixel row. In addition, the data output module 560 can output the k-th line image data LDk and the data selection signal DE for the k-th pixel row within the k-th horizontal time HTk of approximately "2.7+0.5*(kN-1) / N" μs, and the scan driver 450 can output the scan pulse SCANP with the k-th width Wk to the k-th pixel row. In addition, the data output module 560 can output the 2N-th line image data LD2N and the data selection signal DE for the 2N-th pixel row within the 2N-th horizontal time HT2N of approximately "2.7+0.5*(N-1) / N" μs, and the scan driver 450 can output the scan pulse SCANP with the 2N-th width W2N to the 2N-th pixel row. In addition, the data output module 560 can output the 2N+1 line image data LD2N+1 and the data selection signal DE for the 2N+1 pixel row within the 2N+1 horizontal time HT2N+1 of about 3.2 μs, and the scan driver 450 can output the scan pulse SCANP having the 2N+1 width W2N+1 greater than the 2N width W2N to the 2N+1 pixel row. Thus, the first pixel row to the 2N+1 pixel row can have substantially the same effective scan-on time. In addition, in the case where the display panel 410 includes 2N first pixel rows to the 2N pixel rows, the horizontal time determination module 540 can set the horizontal time HT of the N pixel row and / or the N+1 pixel row as the basic horizontal time, can set the shortest horizontal time HT for the first pixel row, and can set the longest horizontal time HT for the 2N pixel row.
[0089] As described above, the display device 400 according to other embodiments of the present invention can determine the horizontal time HT for each pixel row according to the distance from the data driver 430 to each pixel row, and adjust the width of the scan pulse SCANP applied to the pixel row according to the horizontal time HT. Therefore, in the display device 400 according to other embodiments of the present invention, the multiple pixel rows included in the display panel 410 can have substantially the same effective scan-on time, which can increase the brightness uniformity of the display device 400.
[0090] Fig. 20 is a block diagram showing a display device according to still another embodiment of the present invention.
[0091] Reference Fig. 20 A display device 700 according to another embodiment of the present invention may include: a display panel 710 including a plurality of pixel rows; and a panel driving unit 720 driving the display panel 710. The panel driving unit 720 may include a data driver 730, a scan voltage generator 740, a scan driver 750, and a controller 760. Fig. 20 The display device 700 may have the following features in addition to the controller 760 including the timing determiner 800: Figure 1 The display device 100 and Fig.15 The display device 400 has a similar structure and operation.
[0092] The timing decider 800 may decide a scan-on time SOT for each of the plurality of pixel rows based on at least one of the input line image data ILID for each of the plurality of pixel rows included in the display panel 710 or a distance from the data driver 730 to each of the plurality of pixel rows. The scan control module 880 may adjust a scan pulse SCANP applied to each of the plurality of pixel rows based on the decided scan-on time SOT.
[0093] In one embodiment, the timing determiner 800 may include a method for determining a scan on time variation amount to be added to the basic scan on time to determine the scan on time SOT. Figure 1 The scan on time determiner 200 is shown. The scan on time determiner 200 can determine the scan on time variation for each of the plurality of pixel rows according to the representative grayscale value of the input line image data ILID for each of the plurality of pixel rows. The scan control module 880 can determine the amplitude, width and / or timing of the scan pulse SCANP for each pixel row based on the scan on time SOT for each pixel row.
[0094] In other embodiments, the timing determiner 800 may include a unit that determines a horizontal time for each of the plurality of pixel rows and determines a scan on time SOT according to the determined horizontal time. Fig.15 The horizontal time decider 500 is shown. The horizontal time decider 500 can determine the horizontal time for each of the plurality of pixel rows according to the distance from the data driver 730 to each of the plurality of pixel rows. The horizontal time decider 500 can output the output line image data OLID, the data strobe signal DE and the data clock signal DCLK based on the determined horizontal time, and the scan control module 880 can adjust the amplitude, width and / or timing of the scan pulse SCANP for each pixel row based on the scan on time SOT for each pixel row.
[0095] In another embodiment, the timing determiner 800 may include: a horizontal time determiner 500, determining a horizontal time for each of the plurality of pixel rows according to the distance from the data driver 730 to each of the plurality of pixel rows, and determining an intermediate scan on time according to the determined horizontal time; and a scan on time determiner 200, determining a scan on time variation for each of the plurality of pixel rows according to a representative grayscale value of the input line image data ILID for each of the plurality of pixel rows, and determining a scan on time SOT by adding the scan on time variation to the intermediate scan on time. The horizontal time determiner 500 may output the output line image data OLID, the data strobe signal DE, and the data clock signal DCLK based on the determined horizontal time, and the scan control module 880 may adjust the amplitude, width, and / or timing of the scan pulse SCANP for each pixel row based on the scan on time SOT for each pixel row.
[0096] Fig.21 It is a block diagram showing an electronic device including a display device according to each embodiment of the present invention.
[0097] Reference Fig.21 The electronic device 1100 may include a processor 1110, a memory 1120, a storage device 1130, an input / output device 1140, a power supply device 1150, and a display device 1160. The electronic device 1100 may also include various ports that can communicate with a video card, a sound card, a memory card, a USB device, etc. or can communicate with other systems.
[0098] The processor 1110 may perform a specific calculation or task. According to an embodiment, the processor 1110 may be a microprocessor, a central processing unit (CPU), etc. The processor 1110 may be connected to other components via an address bus, a control bus, and a data bus, etc. According to an embodiment, the processor 1110 may also be connected to an expansion bus such as a peripheral component interconnect bus (PCI).
[0099] The memory 1120 may store data required for the operation of the electronic device 1100. For example, the memory 1120 may include non-volatile storage devices such as EPROM (Erasable Programmable Read-Only Memory), EEPROM (Electrically Erasable Programmable Read-Only Memory), Flash Memory, PRAM (Phase Change Random Access Memory), RRAM (Resistance Random Access Memory), NFGM (NanoFloating Gate Memory), PoRAM (Polymer Random Access Memory), MRAM (Magnetic Random Access Memory), FRAM (Ferroelectric Random Access Memory), etc. and / or volatile storage devices such as DRAM (Dynamic Random Access Memory), SRAM (Static Random Access Memory), action DRAM, etc.
[0100] The storage device 1130 may include a solid state drive (SSD), a hard disk drive (HDD), a CD-ROM, etc. The input and output device 1140 may include input means such as a keyboard, a keypad, a touch pad, a touch screen, a mouse, etc., and output means such as a speaker, a printer, etc. The power supply device 1150 may supply power required for the operation of the electronic device 1100. The display device 1160 may be connected to other components through the aforementioned buses or other communication links.
[0101] In one embodiment, the display device 1160 may determine the scan-on time variation for each pixel row based on the line image data for the pixel row, and adjust the amplitude, width and / or timing of the scan pulse applied to the pixel row according to the scan-on time variation. In other embodiments, the display device 1160 may determine the horizontal time for the pixel row according to the distance from the data driver to each pixel row, and adjust the width of the scan pulse applied to the pixel row according to the horizontal time. Thus, in the display device 1160, the multiple pixel rows included in the display panel may have substantially the same effective scan-on time, which may increase the brightness uniformity of the display device 1160.
[0102] According to an embodiment, the electronic device 1100 may be any electronic device including a display device 1160 such as a mobile phone, a smart phone, a desktop computer, a VR (Virtual Reality) device, a digital TV (Digital Television), a 3D-TV, a personal computer (PC), a home electronic device, a laptop computer, a personal digital assistant (PDA), a portable multimedia player (PMP), a digital camera, a music player, a portable game console, a navigator, etc.
[0103] (Industrial Applicability)
[0104] The present invention can be applied to any display device and electronic devices including the display device. For example, the present invention can be applied to mobile phones, smart phones, desktop computers, VR devices, digital TVs, 3D-TVs, PCs, household electronic devices, laptops, PDAs, PMPs, digital cameras, music players, portable game consoles, navigation devices, etc.
[0105] Although the present invention has been described above with reference to the various embodiments, it will be apparent to those skilled in the art that various modifications and changes may be made to the present invention without departing from the spirit and scope of the present invention as described in the claims.
Claims
1. A display device, characterized in that: include: A display panel including a plurality of pixel rows; as well as A panel driving unit drives the display panel, The panel driving unit includes: a scan-on time determiner that receives line image data for each of the plurality of pixel rows and determines a scan-on time variation for each of the plurality of pixel rows based on the line image data; as well as a scanning control module, adjusting at least one of the amplitude, width and timing of the scanning pulse applied to each of the plurality of pixel rows according to the variation of the scanning on time, so that the plurality of pixel rows have the same effective scanning on time, The smaller the representative grayscale value of the input line image data is, the more the scan-on time determiner increases the scan-on time variation.
2. The display device according to claim 1, characterized in that The scan-on time determiner comprises: a representative grayscale calculation module, calculating the representative grayscale value of the line image data for each pixel row in the plurality of pixel rows; and The scan-on time variation determination module determines the scan-on time variation for each of the plurality of pixel rows according to the representative grayscale value of the line image data.
3. The display device according to claim 2, characterized in that: The representative grayscale calculation module calculates an average of a plurality of pixel grayscale values represented by the line image data as the representative grayscale value of the line image data.
4. The display device according to claim 2, characterized in that: The representative grayscale calculation module, The plurality of pixel grayscale values represented by the line image data are grouped into a plurality of pixel grayscale groups, thereby generating a histogram of the line image data, and The representative grayscale value of the line image data is determined based on the histogram of the line image data.
5. The display device according to claim 2, characterized in that: The scan-on time variation determination module increases the scan-on time variation as the representative grayscale value of the line image data is smaller.
6. The display device according to claim 2, characterized in that: The scan-on time determiner further includes a lookup table storing the scan-on time variation corresponding to the representative grayscale value of the line image data. The scan-on time variation determination module reads out the scan-on time variation corresponding to the representative grayscale value calculated by the representative grayscale calculation module from the lookup table, thereby determining the scan-on time variation for each of the plurality of pixel rows.
7. The display device according to claim 1, characterized in that: The scan control module adjusts at least one of the high gate voltage or the low gate voltage so that the amplitude of the scan pulse increases as the scan-on time variation increases.
8. The display device according to claim 7, characterized in that: The panel driving unit also includes: a scan voltage generator, generating the high gate voltage and the low gate voltage; and a scan driver that applies the scan pulse to each of the plurality of pixel rows based on the high gate voltage and the low gate voltage received from the scan voltage generator, The scan control module outputs a voltage level control signal representing an adjusted voltage level of the high gate voltage or the low gate voltage in response to the scan-on time variation, the scan voltage generator adjusts the high gate voltage or the low gate voltage to the adjusted voltage level indicated by the voltage level control signal, The scan driver outputs the scan pulse having the adjusted amplitude based on the high gate voltage or the low gate voltage having the adjusted voltage level.
9. The display device according to claim 1, characterized in that: The scanning control module increases the width of the scanning pulse or advances the timing of the scanning pulse as the variation of the scanning on time increases.
10. The display device according to claim 9, characterized in that: The panel driving unit also includes: a scan voltage generator, generating a first clock signal and a second clock signal based on the scan clock signal; and a scan driver that applies the scan pulse to each of the plurality of pixel rows based on the first clock signal and the second clock signal received from the scan voltage generator, The scanning control module outputs the scanning clock signal with adjusted width or timing in response to the scanning on time variation. The scan voltage generator generates the first clock signal and the second clock signal whose width or timing is adjusted based on the scan clock signal whose width or timing is adjusted, The scan driver outputs the scan pulse having the adjusted width or the adjusted timing based on the first clock signal having the adjusted width or the adjusted timing and the second clock signal.
11. A display device, characterized in that: include: A display panel including a plurality of pixel rows; as well as A panel driving unit drives the display panel, The panel driving unit includes: a data driver for providing a data voltage to each of the plurality of pixel rows; a horizontal time determiner, determining a horizontal time for each of the plurality of pixel rows according to a distance from the data driver to each of the plurality of pixel rows; and a scanning control module, which adjusts at least one of the amplitude, width and timing of the scanning pulse applied to each of the plurality of pixel rows according to the determined horizontal time, so that the plurality of pixel rows have the same effective scanning on time, The horizontal time determiner gradually increases the horizontal time for each of the multiple pixel rows as the distance from the data driver to each of the multiple pixel rows increases; or the horizontal time determiner gradually reduces the horizontal time for each of the multiple pixel rows as the distance from the data driver to each of the multiple pixel rows decreases.
12. The display device according to claim 11, characterized in that: The horizontal time determiner, determining the horizontal time for the middle pixel row among the plurality of pixel rows as a basic horizontal time, The horizontal time for adjacent pixel rows separated by a first interval in a direction approaching the data driver from the middle pixel row among the plurality of pixel rows is determined as a time from which a horizontal time variation amount is subtracted from the basic horizontal time, and The horizontal time for a pixel row that is spaced apart from the data driver by the first interval from the middle pixel row among the plurality of pixel rows is determined to be a time obtained by adding the horizontal time variation to the basic horizontal time.
13. The display device according to claim 11, characterized in that The horizontal time determiner comprises: a line memory storing line image data for each of the plurality of pixel rows; a horizontal time determination module, determining the horizontal time for each of the plurality of pixel rows according to the distance from the data driver to each of the plurality of pixel rows; and The data output module outputs the line image data stored in the line memory within the determined horizontal time.
14. The display device according to claim 13, characterized in that: The data output module, supplying a data strobe signal indicating a condition of outputting the line image data to the data driver, and As the determined horizontal time increases, the width of the valid interval of the data strobe signal increases.
15. The display device according to claim 13, characterized in that: The scanning control module increases the width of the scanning pulse as the determined horizontal time increases.
16. A display device, characterized in that: include: A display panel including a plurality of pixel rows; as well as A panel driving unit drives the display panel, The panel driving unit includes: a timing determiner that determines a scan-on time for each of the plurality of pixel rows based on line image data for each of the plurality of pixel rows and a distance from a data driver to each of the plurality of pixel rows; and a scanning control module, based on the determined scanning on time, adjusting at least one of the amplitude, width and timing of the scanning pulse applied to each of the plurality of pixel rows so that the plurality of pixel rows have the same effective scanning on time, The timing determiner comprises: a horizontal time determiner that determines a horizontal time for each of the plurality of pixel rows according to the distance from the data driver to each of the plurality of pixel rows, and determines an intermediate scanning on time according to the determined horizontal time; and A scan-on time determiner determines a scan-on time variation for each of the multiple pixel rows based on a representative grayscale value of the line image data for each of the multiple pixel rows, and determines the scan-on time by adding the scan-on time variation to the intermediate scan-on time.
Citation Information
Patent Citations
Display Device And Driving Method Thereof
CN104112420A
Driving device, driving method thereof and display device
CN107170418A
Liquid crystal display and liquid crystal display driving method
CN1664908A
Method of compensating uniformity among pixels ofelectron emission panel, apparatus thereof
KR1020060106123A
Method of driving display panel and display apparatus for performing the same
US20160063960A1