drive device

By introducing a control storage unit and a judgment unit into the drive unit, abnormalities in the load control signal are determined, solving the problem that existing technologies cannot effectively determine abnormalities in the load control signal, and improving the reliability and safety of automatic transmissions.

CN114198494BActive Publication Date: 2026-04-17DENSO CORP
View PDF 3 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
DENSO CORP
Filing Date
2021-08-30
Publication Date
2026-04-17

AI Technical Summary

Technical Problem

The existing drive circuit cannot effectively detect abnormalities in the load control signal, leading to undesirable operation of the automatic transmission.

Method used

By introducing a control storage unit, a drive unit, an acquisition unit, a decision storage unit, and a decision unit into the drive device, the current value of the control signal is stored and compared with the conversion decision value to determine whether the control signal is abnormal. This includes hardware logic such as control registers, drive ICs, timing circuits, and comparators.

Benefits of technology

It enables the detection of abnormal load control signals, prevents unintended operation of the automatic transmission, and improves the reliability and safety of the system.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN114198494B_ABST
    Figure CN114198494B_ABST
Patent Text Reader

Abstract

A drive device includes a control storage unit (11) that stores a current value of a control signal indicating a drive state of each load, a drive unit (20) of a switch according to the current value, an acquisition unit (10, 81 to 84, 90, 91, 92) of a current drive state of each load, a determination storage unit (50) of a conversion determination value, and a determination unit (30, 40) that compares a relevant drive state of each load associated with the current value with the conversion determination value and determines that the current value is abnormal when the relevant drive state and the conversion determination value satisfy a predetermined correspondence.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] This disclosure relates to a drive device. Background Technology

[0002] A driver circuit disclosed in Patent Document 1 serves as an example of the driving device.

[0003] The driver circuit is installed together with the microcomputer in the electronic control unit (ECU). The driver circuit includes the driver, microcomputer monitoring circuitry, etc. The microcomputer monitoring circuitry inputs a drive enable command to the driver when the microcomputer is operating normally, and inputs a drive disable command to the driver when the microcomputer is operating abnormally. During the drive enable command input phase, the driver drives the load according to the load control signal; during the drive disable command input phase, the driver stops driving the load.

[0004] Existing technical documents

[0005] [Patent Literature]

[0006] [Patent Document 1] JP 2018-150884A Summary of the Invention

[0007] According to one example, a drive device includes: a control storage unit representing the current value of a control signal indicating the drive state of each load; a drive unit for switching according to the current value; an acquisition unit for the current drive state of each load; a determination storage unit for a conversion determination value; and a determination unit that compares the relevant drive state of each load associated with the current value with the conversion determination value, and determines that the current value is abnormal when the relevant drive state and the conversion determination value satisfy a predetermined correspondence. Attached Figure Description

[0008] The above and other objects, features, and advantages of this disclosure will become more apparent from the following detailed description taken with reference to the accompanying drawings. In the drawings:

[0009] Figure 1 This is a circuit diagram showing a schematic configuration of the drive device according to the first embodiment;

[0010] Figure 2 This is a circuit diagram showing a schematic configuration of the driver IC unit according to the first embodiment;

[0011] Figure 3 It is a diagram showing a schematic configuration of the energization pattern in the first embodiment;

[0012] Figure 4It is a diagram showing a schematic configuration of the transition prohibition pattern in the first embodiment;

[0013] Figure 5 It is a diagram showing a schematic configuration of the control register according to the first embodiment;

[0014] Figure 6 This is a diagram showing a schematic configuration of the monitor registers in the first embodiment;

[0015] Figure 7 This is a flowchart showing the operation of the drive device according to the first embodiment;

[0016] Figure 8 This is a block diagram showing the operation of the sequence circuit according to the first embodiment;

[0017] Figure 9 It is a chart showing the setting operation of the energization pattern in the first embodiment;

[0018] Figure 10 It is a graph that displays the setting operation (previous value) of the control graph in the first embodiment;

[0019] Figure 11 This is a schematic diagram showing the setting operation (update value) of the control graph in the first embodiment;

[0020] Figure 12 This is a schematic diagram showing the setting operation of the conversion prohibition spectrum in the first embodiment;

[0021] Figure 13 It is a graph displaying the transformation prohibition graph in variant example 1;

[0022] Figure 14 It is a chart displaying the transformation prohibition graph in variant example 2;

[0023] Figure 15 This is a flowchart showing the operation of the drive device according to the second embodiment;

[0024] Figure 16 This is a flowchart showing the operation of the drive device according to the third embodiment;

[0025] Figure 17 This is a flowchart showing the operation of the drive device according to the fourth embodiment;

[0026] Figure 18 This is a flowchart showing the operation of the drive device according to the fifth embodiment;

[0027] Figure 19This is a flowchart showing the operation of the drive device according to the sixth embodiment;

[0028] Figure 20 This is a flowchart showing the operation of the drive device according to the seventh embodiment;

[0029] Figure 21 This is a flowchart showing the operation of the drive device according to the eighth embodiment;

[0030] Figure 22 This is a circuit diagram showing a schematic configuration of the drive device according to the ninth embodiment;

[0031] Figure 23 This is a circuit diagram showing a schematic configuration of the drive device in the tenth embodiment. Detailed Implementation

[0032] In the aforementioned drive device, anomalies may occur in the load control signal. However, the driver circuit in Patent Document 1 is able to detect anomalies in the load control signal.

[0033] One object of the present invention is to provide a drive device capable of determining abnormalities in control signals.

[0034] The driving device disclosed herein drives the plurality of loads by controlling a plurality of semiconductor switches corresponding to a plurality of loads. The driving device includes:

[0035] A control storage unit stores the current values ​​of control signals, which include signals representing the drive state of each load;

[0036] A drive unit that controls the plurality of semiconductor switches according to the current value of the control signal;

[0037] The acquisition unit acquires the current driving state of each load at the current moment.

[0038] A determination storage unit stores a transition determination value for determining whether the current value of the control signal stored in the control storage unit is abnormal, the transition determination value being associated with a drive transition from the current drive state; and

[0039] The determination unit compares the relevant drive state of each load associated with the current value of the control signal stored in the control storage unit with the conversion determination value, and determines that the current value of the control signal is abnormal when the relevant drive state and the conversion determination value satisfy a predetermined correspondence.

[0040] As described above, the drive device stores a transition determination value for determining whether the current value of the control signal stored in the control storage unit is abnormal, and the transition determination value is associated with a drive transition from the current drive state. The drive device can determine whether the current value of the control signal is abnormal by comparing the relevant drive state of each load associated with the control signal stored in the control storage unit with the transition determination value.

[0041] Several embodiments for implementing this disclosure will now be described with reference to the accompanying drawings. In each embodiment, portions corresponding to those described in the preceding embodiments are denoted by the same reference numerals, and redundant descriptions will be omitted in some cases. In each embodiment, when only a portion of the configuration is described, the other portions of that configuration may be referred to and applied to other previously described embodiments.

[0042] (First Embodiment)

[0043] Reference Figures 1 to 12 The drive unit 100 of this embodiment is described below. The drive unit 100 can be applied, for example, to a circuit for driving a load mounted on a vehicle. Hereinafter, an example of the drive unit 100 being applied to an automatic transmission of a vehicle will be described.

[0044] Automatic transmission

[0045] A schematic configuration of an automatic transmission will be described. An automatic transmission includes, for example, a valve body, a transmission mechanism, an oil pump, and a parking lock mechanism. The transmission mechanism includes multiple friction elements, such as clutches and brakes. The transmission mechanism can progressively change the gear ratio by selectively engaging each friction element.

[0046] The valve body is equipped with a hydraulic circuit that regulates the pressure of the hydraulic oil supplied to the transmission mechanism. The valve body includes multiple solenoid valves that regulate the pressure of the hydraulic oil pumped from the oil pump and supply the hydraulic oil to the friction elements. Each solenoid valve includes a solenoid, which can also be referred to as a coil. The energization of the solenoid valve is controlled, thus regulating the hydraulic oil flow.

[0047] The solenoid valve corresponds to the load. In this embodiment, the solenoid valve is used as actuators 401 to 40n, which will be described later. Therefore, the energization state of the load is the same as the energization state of the solenoid valve (solenoid). The solenoid valve may be a linear solenoid valve.

[0048] When the Park position is selected, the parking lock mechanism engages a parking lock to prevent rotation of the automatic transmission's output shaft (axle). When a position other than Park is selected from the Park lock state, the parking lock mechanism releases the parking lock. Therefore, the output shaft is unlocked. However, the automatic transmission configuration is not limited to the above configuration.

[0049] <Load-Driven System>

[0050] Next, refer to Figure 1 Describe a schematic configuration of the load-driven system. Figure 1 This is a diagram illustrating the load-driven system. Figure 1 In this paper, the power supply path of actuators 401 to 40n is simplified.

[0051] The load drive system includes at least a drive unit 100 and an ECU 200. The load drive system controls the energization and drive (drive state) of actuators 401 to 40n. That is, the load drive system controls the automatic transmission, including the valve body, by energizing and driving the actuators 401 to 40n.

[0052] Here, n is a natural number of 2 or greater. In this embodiment, n = 8 is used as an example. Therefore, this embodiment adopts an example in which the first actuator 401 to the eighth actuator 408 are energized and driven. In this embodiment, an example is adopted in which the automatic transmission switches between first speed to fifth speed, P, R and N gears by controlling the drive of the first actuator 401 to the eighth actuator 408. When the actuators do not need to be specially distinguished from each other, actuators 401 to 408 will also be referred to as actuators 40n.

[0053] However, this disclosure is not limited thereto. This disclosure can also be used when shifting gears in an automatic transmission between first and fifth gears by controlling the actuation of multiple actuators 40n. For example, this disclosure can also be used when shifting automatic transmissions between P, R, N, and D gears by controlling the actuation of multiple actuators 40n. The actuator 40n may be a switching solenoid valve.

[0054] ECU200 includes a microcomputer with at least one CPU, at least one storage device, etc. Various sensors and other ECUs are connected to ECU200. The storage device stores programs, data, etc. The data includes pre-stored data, sensor signals output from sensors, etc. ECU is an abbreviation for Electronic Control Unit.

[0055] The ECU's CPU runs programs. The CPU uses data while running programs to perform various types of calculations. The ECU200 outputs load control signals and other data as results of these calculations.

[0056] In the load-driven system, the drive unit 100 is mounted on the valve body. That is, the drive unit 100 has an electromechanical structure integrated with the automatic transmission. The ECU 200 is mechanically separated from the automatic transmission.

[0057] The ECU 200 and the drive unit 100 are connected to each other via copper wires or the like. In this embodiment, the ECU 200 and the drive unit 100 send and receive data via SPI communication. The ECU 200 sends load control signals, etc., to the drive unit 100. When the drive unit 100 receives the load control signal, the drive unit 100 operates according to the load control signal. The configuration and operation of the drive unit 100 will be described in detail below.

[0058] like Figure 1 and Figure 2 As shown, the load drive system includes multiple drive switches 301 to 30n. Drive switches 301 to 30n are each individually disposed in the energizing path of actuator 40n. Therefore, in this embodiment, an example in which first to eighth drive switches 301 to 308 are provided is used as an example. When the drive switches do not need to be specifically distinguished from each other, drive switches 301 to 308 will also be referred to as drive switches 30n. Drive switches 30n are disposed in drive device 100. Drive switches 30n may be included in drive IC 20, which will be described later.

[0059] When the drive switch 30n is turned on, current is supplied to the corresponding actuator 40n. When the drive switch 30n is turned off, the current supply to the corresponding actuator 40n is blocked. In other words, each actuator 40n is energized when the corresponding drive switch 30n is turned on. By turning off the corresponding drive switch 30n, each actuator 40n is de-energized.

[0060] like Figure 1 and Figure 2 As shown, the load drive system includes a power feed switch 500. The load drive system may include various sensors. However, the load drive system does not necessarily include the power feed switch 500 and the sensors, and the power feed switch 500 and the sensors can be located externally to the load drive system.

[0061] A power supply switch 500 is disposed on the power path of actuator 40n. Power supply switch 500 can be a semiconductor switch, such as a MOSFET. A single (common) power supply switch 500 is provided for multiple actuators 401 to 408. When power supply switch 500 is turned on, current can be supplied to each actuator 40n. When power supply switch 500 is turned off, the current supply to each actuator 40n is blocked. Power supply switch 500 can be disposed on the high side (power supply side) or the low side (GND side) relative to actuator 40n. In this embodiment, power supply switch 500 is disposed on the high side. Power supply switch 500 is disposed in drive device 100.

[0062] The sensor outputs a signal indicating the load state. That is, the sensor detects the state of the automatic transmission, including the valve body. This embodiment uses a rotary sensor 600 (RS) as an example of a sensor. The rotary sensor 600 includes, for example, a sensor that outputs a signal indicating the rotational speed on the input side of the automatic transmission and a sensor that outputs a signal indicating the rotational speed on its output side.

[0063] Examples of sensors include hydraulic sensors, rotation sensors, oil temperature sensors, and parking lock sensors. These sensors will be described in other embodiments.

[0064] <Driver Configuration>

[0065] The drive unit 100 will be described. Figure 2 For convenience, only the portion corresponding to one actuator 401 is shown in the diagram.

[0066] The drive unit 100 is a circuit that energizes and drives a plurality of actuators 401 to 408. The drive unit 100 controls a plurality of drive switches 301 to 308 to energize and drive the plurality of actuators 401 to 408. Unlike the ECU 200, the drive unit 100 does not include a microcomputer. That is, the drive unit 100 energizes and drives the plurality of actuators 401 to 408 using hardware logic. Each of the first to eighth drive switches 301 to 308 corresponds to a semiconductor switch.

[0067] The driving device 100 mainly includes an SPI circuit 10 with a control register 11, a driver IC 20, a first comparator 40, and a ROM 50. The driving device 100 also includes a timing circuit 30, a register unit 60, a power feed circuit 70, a current sensing resistor 81, an amplifier 82, a second comparator 83, a monitor register 84, a waveform analysis circuit 90, etc.

[0068] SPI circuit 10 (SPIC) is connected to ECU 20 and performs serial communication with ECU 200. SPI circuit 10 is connected to driver IC 20, timing circuit 30, etc. SPI circuit 10 includes a conversion circuit that converts received serial data into parallel data. SPI circuit 10 includes control register 11 (CREG). Control register 11 corresponds to a control memory unit. SPI is an abbreviation for Serial Peripheral Interface.

[0069] The serial data sent from ECU200 may include load control signals for energizing and driving actuators 401 to 408. The load control signals correspond to control signals.

[0070] The load control signal includes a signal (value) indicating the energization state (drive state) of each actuator 401 to 408. In other words, the load control signal includes a signal indicating the energization state corresponding to each actuator 401 to 408. Furthermore, in other words, the load control signal includes a signal indicating the drive state of each actuator 401 to 408.

[0071] The load control signal includes, for example, 1 as a signal indicating energization and 0 as a signal indicating de-energization. Therefore, the load control signal can be represented using 0 and 1. In this embodiment, an 8-bit load control signal is used as an example. However, this disclosure is not limited to this; any load control signal with multiple bits can be used.

[0072] like Figure 5 As shown, the load control signal is converted into parallel data and stored in control register 11. The load control signal converted into parallel data can be considered a control pattern. Therefore, the load control signal can also be called a control pattern. The control pattern can be represented by 1s indicating energized signals and 0s indicating de-energized signals. Control register 11 has address bits 111 to 118 corresponding to actuators 401 to 408. In control register 11, the signals in the load control signal representing the drive state of each actuator 401 to 408 are written into the corresponding address bits.

[0073] The first bit 111 corresponds to the first actuator 401. The second bit 112 corresponds to the second actuator 402. The third bit 113 corresponds to the third actuator 403. The fourth bit 114 corresponds to the fourth actuator 404. The fifth bit 115 corresponds to the fifth actuator 405. The sixth bit 116 corresponds to the sixth actuator 406. The seventh bit 117 corresponds to the seventh actuator 407. The eighth bit 118 corresponds to the eighth actuator 408.

[0074] At least the current value of the control graph is stored in control register 11. In addition to the current value, the previous value of the control graph is also written to control register 11. In this case, control register 11 includes a region for storing the current value of the control graph and a region for storing the previous value of the control graph. The current value of the control graph is obtained by updating the previous value of the control graph. Therefore, the current value of the control graph can also be referred to as the updated value of the control graph.

[0075] As described above, the SPI circuit 10 acquires the previous value of the control graph. Therefore, the SPI circuit 10 corresponds to the acquisition unit.

[0076] In this embodiment, the updated value of the control graph is used as the associated drive state of each of the actuators 401 to 408 related to the updated value of the control graph stored in the control register 11. Figure 5 An example is shown where the control graph representing the first gear speed is stored as an updated value of the control graph. The relevant drive state can be considered the drive state after a drive transition. Therefore, the relevant drive state can also be considered the next drive state.

[0077] The control graph corresponds to the drive state of each actuator 40n. That is, the previous value of the control graph corresponds to the current drive state representing the current drive state of each actuator 40n. On the other hand, the current value of the control graph corresponds to the drive state (next drive state) after the drive transition of each actuator 40n. Therefore, each actuator 40n undergoes a drive state transition by switching the control graph from the previous value to the updated value.

[0078] exist Figure 5 In this example, a control register 11 is used where 11100100 (first gear speed) is written as the update value of the control graph. The control graph is compared with a transition prohibition pattern 52, which serves as the transition determination value. Therefore, the control graph can also be called a comparison pattern. The transition prohibition pattern 52 can also be called a determination pattern.

[0079] In this embodiment, as an example, the SPI circuit 10 acquires the load control signal. However, this disclosure is not limited to this; the load control signal can be acquired via a communication circuit conforming to the CAN protocol. In this case, the drive unit 100 is connected to the ECU 200 via a communication bus. The drive unit 100 acquires the load control signal included in a message received via CAN communication. A signal indicating the drive state of the load control signal is written into the control register 11. CAN is an abbreviation for Controller Area Network. CAN is a registered trademark.

[0080] In this disclosure, the load control signal can be obtained based on the levels of multiple terminals. In this case, the drive unit 100 is connected to the ECU 200 via multiple copper wires. The drive unit 100 is connected to the ECU 200 via a larger number of copper wires than the number of signals used to give the drive state command for the load control signal. The drive unit 100 includes terminals, to which multiple copper wires are respectively connected. The drive unit 100 obtains the level (high, low) of each terminal as the load control signal. The signal corresponding to the level of each terminal is written to the control register 11.

[0081] like Figure 1 and 2 As shown, driver IC 20 (DIC) is connected to multiple drive switches 301 to 308. Driver IC 20 controls the multiple drive switches 301 to 308 according to a control diagram. That is, driver IC 20 outputs drive signals for turning drive switches 301 to 308 on and off according to the control diagram stored in control register 11. Driver IC 20 selectively turns multiple drive switches 301 to 308 on and off according to the control diagram stored in control register 11. Driver IC 20 corresponds to a drive unit.

[0082] A PWM signal can be used as the drive signal. In this case, the drive IC20 can change the current flowing through the actuator 40n (i.e., the supply current) by changing the duty cycle of the PWM signal. PWM is an abbreviation for Pulse Width Modulation.

[0083] For example, when the control diagram is 11100100, the driver IC 20 turns on the first to third drive switches 301 to 303 and the sixth drive switch 306. Therefore, the driver IC 20 energizes the first actuator 401 to the third actuator 403 and the sixth actuator 406. In this case, the driver IC 20 turns off the fourth drive switch 304, the fifth drive switch 305, the seventh drive switch 307, and the eighth drive switch 308. Therefore, the driver IC 20 de-energizes the fourth actuator 404, the fifth actuator 405, the seventh actuator 407, and the eighth actuator 408.

[0084] like Figure 8 As shown, the sequential circuit 30 (SQC) includes a first data loader 31, a second data loader 32, a third data loader 33, a fourth data loader 34, a third comparator 41, etc. The sequential circuit 30 includes multiple switching elements, etc. The sequential circuit 30 operates synchronously with a clock. The sequential circuit 30 operates to compare the control graph with the decision graph. The sequential circuit 30 corresponds to the decision unit.

[0085] like Figure 11 As shown, the first data loader 31 writes the updated value of the control graph stored in the control register 11 into the first data register 61. That is, the first data loader 31 loads the signal of each bit in the updated value of the control register 11 and writes the signal into each bit in the first data register 61.

[0086] like Figure 10 As shown, the second data loader 32 writes the previous value of the control spectrum stored in the control register 11 into the second data register 62. That is, the second data loader 32 loads the signal of each bit in the previous value of the control register 11 and writes the signal into each bit in the second data register 62. In this embodiment, 01110100 (fourth gear speed) is used as an example of the previous value of the control spectrum.

[0087] like Figure 9 As shown, the third data loader 33 sequentially writes multiple power-on patterns 51 stored in the ROM 50 into the third data register 63. That is, the third data loader 33 loads the signal of each bit in the power-on pattern 51 and writes the signal into each bit in the third data register 63. The power-on pattern 51 will be described in detail later.

[0088] The third comparator 41 sequentially compares the control pattern set in the second data register 62 with the power-on pattern 51 set in the third data register 63. The third comparator 41 selects the power-on pattern 51 from the plurality of power-on patterns 51 that matches the previous value of the control pattern. This results in the selection of the transition inhibit pattern 52 corresponding to the previous value of the control pattern. The third comparator 41 outputs a signal representing the power-on pattern 51 corresponding to the previous value of the control pattern.

[0089] It can be assumed that the third comparator 41 detects that the previous value of the control graph represents the control graph of the fourth gear speed. In addition, it can be assumed that the third comparator 41 determines the drive transition from the drive state represented by the previous value of the control graph to the drive state represented by the updated value of the control graph.

[0090] like Figure 12As shown, the fourth data loader 34 writes the transition disable pattern 52 stored in the ROM 50 into the fourth data register 64. The fourth data loader 34 writes the transition disable pattern 52 corresponding to the signal output from the third comparator 41 into the fourth data register 64. When multiple transition disable patterns 52 exist, the fourth data loader 34 sequentially writes the transition disable patterns 52 into the fourth data register 64. That is, the fourth data loader 34 loads the signal of each bit in the transition disable pattern 52 and writes that signal into each bit in the fourth data register 64. As described above, the fourth data loader 34 obtains the transition disable pattern 52 associated with the control pattern from the ROM 50.

[0091] In this embodiment, the transition prohibition graph 52 is used as a decision graph. The transition prohibition graph 52 corresponds to the transition decision value and the prohibition decision value. The transition prohibition graph 52 will be described in detail later.

[0092] The first comparator 40 (1CMP) includes comparators, etc. The first comparator 40 compares the transition prohibition graph 52 with the updated value of the control graph. The first comparator 40 sequentially compares each signal of the transition prohibition graph 52 with the corresponding signal of the control graph. The first comparator 40 compares the transition prohibition graph 52 with the control graph to determine whether the transition prohibition graph 52 and the control graph satisfy a predetermined correspondence. When the predetermined correspondence is satisfied, the first comparator 40 determines that the updated value of the control graph is abnormal. The first comparator 40 corresponds to a determination unit.

[0093] As described above, in this embodiment, the transition prohibition graph 52 is used as the transition determination value. Therefore, when the transition prohibition graph 52 matches the updated value of the control graph, the first comparator 40 determines that a predetermined correspondence is satisfied. When the transition prohibition graph 52 and the updated value of the control graph match each other, it indicates that the updated value of the control graph is included in the transition prohibition graph 52. On the other hand, when the transition prohibition graph 52 and the updated value of the control graph do not match each other, the first comparator 40 determines that the predetermined correspondence is not satisfied.

[0094] The updated value of the control graph matching the transition prohibition graph 52 represents the control graph for the drive transition from the current drive state to the prohibited drive state. Therefore, the updated value of the control graph is an abnormal control graph. The reason why the abnormal control graph is stored in the control register 11 may be due to errors in calculations in the ECU 200, etc.

[0095] On the other hand, the updated value of the control graph that does not match the transition prohibition graph 52 is a control graph representing the drive transition from the current drive state to a non-prohibited drive state. Therefore, the updated value of the control graph is a normal control graph.

[0096] Therefore, when the transition prohibition graph 52 matches the updated value of the control graph, the first comparator 40 determines that the updated value of the control graph is abnormal. On the other hand, when the transition prohibition graph 52 does not match the updated value of the control graph, the first comparator 40 determines that the updated value of the control graph is normal.

[0097] When a match is determined, the first comparator 40 outputs different signals depending on whether a match is determined. In the case of a match, the first comparator 40 outputs an abnormal signal indicating a control graph anomaly. This abnormal signal is output to at least one of the power supply circuit 70 and the ECU 200. When a match is not determined, the first comparator 40 outputs a normal signal indicating a normal control graph. This normal signal is output to the driver IC 20, etc.

[0098] That is, the first comparator 40 outputs an abnormal signal to the power supply circuit 70 to command the actuator 40n to cut off the power supply. Moreover, the first comparator 40 outputs an abnormal signal to the ECU 200 to notify the ECU 200 of the abnormality.

[0099] As described above, the updated value of the control graph is input to the first comparator 40. Therefore, in this embodiment, as an example, the first comparator 40 is used to compare the updated value of the control graph stored in the control register 11 with the decision graph. However, this disclosure is not limited thereto. ROM 50 stores the power-on graph 51 (EZP) and the transition prohibition graph 52 (PHP). That is, ROM 50 includes a power-on graph memory storing the power-on graph 51 and a transition prohibition graph memory storing the transition prohibition graph 52. ROM 50 corresponds to the decision storage unit.

[0100] like Figure 3 As shown, the power-on diagram 51 is a control diagram corresponding to each of all drive states that can serve as the drive state of each actuator 40n. Therefore, the ROM 50 stores multiple power-on diagrams 51. Each of the power-on diagrams 51 includes a signal representing the drive state of each actuator 40n. The power-on diagrams 51 are respectively associated with the state of the automatic transmission. These values ​​are portions of the power-on diagram 51 when the previous value and the updated value of the control diagram are normal.

[0101] like Figure 4 As shown, the transition prohibition diagram 52 is an energization diagram 51 representing the drive state of each actuator 40n. The transition prohibition diagram 52 contains values ​​associated with drive transitions from the current drive state. The transition prohibition diagram 52 is a determination value used to determine whether the updated value of the control diagram is abnormal. The ROM 50 stores the control diagram and the transition prohibition diagram 52 in an interdependent manner.

[0102] The transition prohibition diagram 52 represents a drive state in which a drive transition from the drive state represented by the previous value of the control diagram is prohibited. In other words, the transition prohibition diagram 52 is the energization diagram 51 that represents a drive transition that causes undesirable operation in the automatic transmission.

[0103] exist Figure 4 and Figure 12 In the example, as an example, a transition prohibition diagram 52 associated with the control diagram representing the fourth gear speed is shown. When the automatic transmission is in fourth gear, downshifting to first gear results in unexpected rapid deceleration. Shifting to R results in unexpected reverse gear speed. Shifting to P results in unexpected parking lockout. Therefore, the control diagram corresponding to the fourth gear speed is associated with an energizing diagram corresponding to each of the first gear, R gear, and P gear, which serves as a transition prohibition diagram. Unlike the control diagram, the transition prohibition diagram 52 is pre-stored in ROM 50. Figure 12 In the diagram, actuators 401 to 408 are represented by ACT1 to ACT8, respectively.

[0104] ROM 50 has address bits corresponding to actuators 401 to 408 respectively. In ROM 50, signals (values) representing the drive state of each actuator 401 to 408 in the transition inhibit diagram 52 are written to each address bit. In this embodiment, an 8-bit control diagram is used as an example. Therefore, each transition inhibit diagram 52 has the same 8 bits as the control diagram. Each transition inhibit diagram 52 includes a 1 as a signal indicating energization and a 0 as a signal indicating de-energization. Therefore, each transition inhibit diagram 52 can be represented by 0 and 1.

[0105] Register unit 60 (REG) includes a first data register 61 (1REG), a second data register 62 (2REG), a third data register 63 (3REG), and a fourth data register 64 (4REG). The aforementioned values ​​are set in each of data registers 61 to 64.

[0106] like Figure 1 and 2 As shown, the power supply circuit 70 (PSC) corresponds to the power supply unit. The power supply circuit 70 is a circuit that turns the power supply switch 500 on and off. The power supply circuit 70 switches the power supply state of multiple actuators 401 to 408 by turning the power supply switch 500 on and off.

[0107] For example, when an abnormal signal is input from the first comparator 40, the power supply circuit 70 outputs a signal indicating that the power supply switch 500 is turned off. In other words, the power supply circuit 70 turns off the power supply switch 500 to set the power supply state of each actuator 40n to a blocked state. That is, the power supply circuit 70 turns off the power supply switch 500 to prevent each actuator 40n from being driven by an abnormal control graph. The abnormal signal is a signal used to command the power supply switch 500 to turn off. On the other hand, when the updated value of the control graph is normal, the power supply circuit 70 turns on the power supply switch 500 to set the power supply state of each actuator 40n to a powered-off state.

[0108] The current sensing resistor 81, together with the amplifier 82, forms a current sensing unit. A separate current sensing unit is provided for each actuator 40n. Therefore, in this embodiment, eight current sensing units are provided in the drive device 100. Figure 1 In the example shown, only the current detection unit corresponding to the first actuator 401 is shown.

[0109] Each current detection unit detects the actual current flowing through the corresponding actuator 40n (screw tube). In other words, each current detection unit detects the driving state of the corresponding actuator 40n. That is, the current detection units monitor the energizing state of the actuator 40n respectively.

[0110] In addition to including a current-sensing resistor 81 and an amplifier 82, the current-sensing unit may include a filter that removes noise from the voltage amplified by the amplifier 82. The filter may include, for example, a resistor and a capacitor.

[0111] A current-sensing resistor 81 is connected in series with actuator 401. The current-sensing resistor 81 is positioned on the ground side (downstream side) relative to the first actuator 401. Amplifier 82 amplifies the voltage proportional to the current generated across the current-sensing resistor 81. Therefore, amplifier 82 outputs a voltage signal proportional to the current flowing through the first actuator 401. Thus, each current-sensing unit outputs a voltage signal proportional to the current flowing through its corresponding actuator 40n.

[0112] The second comparator 83 (2CMP) includes a comparator, etc. A separate second comparator 83 is provided for each actuator 40n. The second comparator 83 is provided in the assembly along with the current sensing resistor 81 and the amplifier 82. In this embodiment, eight second comparators 83 are provided in the drive unit 100. Figure 1 In the example shown, only the second comparator 83 corresponding to the first actuator 401 is shown.

[0113] The second comparator 83 compares the voltage signal output from the amplifier 82 with a reference value. The second comparator 83 outputs a positive value when the voltage signal is greater than the reference value and a negative value when the voltage signal is less than the reference value. That is, the second comparator 83 outputs a monitoring result representing the energizing state of each actuator 40n monitored by the corresponding current detection unit. For example, when the first actuator 401 is energized, the second comparator 83 outputs a positive value. For example, when the first actuator 401 is not energized, the second comparator 83 outputs a negative value.

[0114] like Figure 6 As shown, the output from each second comparator 83 is written to the monitor register 84 (MREG). That is, the monitor register 84 stores a monitor graph as a result of monitoring the power-on state of each actuator 40n. The monitor graph can be viewed as the current drive state. The monitor graph can also be viewed as the associated drive state. The monitor register 84 can also be referred to as a monitor memory unit. Figure 6 As an example, a monitor register 84, which stores a monitor graph representing the fourth speed setting, is used.

[0115] As described above, the drive device 100 can acquire the current drive state of each actuator 40n by using the current sensing resistor 81, amplifier 82, second comparator 83, and monitor register 84. In this embodiment, the monitor spectrum can be used instead of the previous value of the control spectrum as the current drive state. These constituent devices 81 to 84 correspond to the acquisition unit. However, in this disclosure, constituent devices 81 to 84 can be omitted. In particular, the monitor register 84 is not necessarily required.

[0116] The monitor register 84 has address bits corresponding to actuators 401 to 408. In the monitor register 84, signals (values) indicating the energizing state of actuators 401 to 408 are written into the address bits respectively. The signal indicating the energizing state of each actuator 401 to 408 comes from the output of the corresponding second comparator 83.

[0117] In the monitor register 84, for example, 1 is written as a signal indicating power on and 0 is written as a signal indicating no power on. Therefore, the monitor graph can be represented by 0 and 1. In this embodiment, an 8-bit control graph is used as an example. Therefore, the monitor graph has the same 8 bits as the control graph.

[0118] The first bit 841 in the monitor register 84 corresponds to the first actuator 401. Similarly, the second to eighth bits 842 to 848 correspond to the second to eighth actuators 402 to 408, respectively.

[0119] The monitor graph is the result of monitoring the energization status of each actuator 40n. Therefore, when there is no abnormality, the monitor graph and the control graph are the same. For example, when the control graph is 01110100, the monitor graph is 01110100. However, when at least one of the monitor graphs and the control graph is abnormal, the monitor graph and the control graph are different graphs.

[0120] The rotation sensor signal, as the output of the rotation sensor 600, is input to the waveform analysis circuit 90. The waveform analysis circuit 90 determines the vehicle speed based on the rotation sensor signal [pls / s]. The waveform analysis circuit 90 determines, for example, whether the vehicle speed is high, low, or 0 (stopped).

[0121] When the rotation sensor signal reaches a preset threshold, the waveform analysis circuit 90 determines that the vehicle speed is high. When the rotation sensor signal does not reach the preset threshold and is not zero, the waveform analysis circuit 90 determines that the vehicle speed is low. When the rotation sensor signal is zero, the waveform analysis circuit 90 determines that the vehicle is stationary.

[0122] Therefore, the vehicle speed can be considered as the current driving state of each actuator 40n. Thus, the waveform analysis circuit 90 corresponds to the acquisition unit. However, in this disclosure, the waveform analysis circuit 90 can be omitted.

[0123] <Operation of the drive unit>

[0124] The operation of the drive unit 100 will be described. When a load drive signal is received, the drive unit 100 begins... Figure 7 The operation is shown in the flowchart. In this case, it is assumed that the power supply circuit 70 outputs a signal indicating that the power supply switch 500 is turned on. That is, each actuator 40n is able to supply current.

[0125] In step S10a, a conversion prohibition pattern is set. As described above, the second data loader 32, the third data loader 33, and the fourth data loader 34 select a conversion prohibition pattern 52 corresponding to the previous value of the control pattern from the ROM 50, and set the conversion prohibition pattern 52 in the fourth data register 64.

[0126] When multiple transition disable patterns 52 are stored in ROM 50, the fourth data loader 34 sequentially writes the transition disable patterns 52 stored in ROM 50 into the fourth data register 64. When the transition disable pattern 52 written into the fourth data register 64 is output to the first comparator 40, the fourth data loader 34 writes the next transition disable pattern 52 into the fourth data register 64.

[0127] In step S11, the load control signal is set. As described above, the first data loader 31 loads the updated value of the control graph, which serves as the load control signal, from the control register 11. The first data loader 31 sets the updated value of the loaded control graph in the first data register 61. When the control graph is set in the first data register 61, the control graph is output to the first comparator 40.

[0128] In step S12a, the received signal is compared with the transition prohibition diagram. The received signal is the updated value of the control diagram. The first comparator 40 compares the updated value of the control diagram set in the first data register 61 with the transition prohibition diagram 52 set in the fourth data register 64. When multiple transition prohibition diagrams 52 are stored in the ROM 50, the first comparator 40 compares the updated value of the control diagram with each transition prohibition diagram 52 sequentially. Therefore, the first comparator 40 compares the updated value of the control diagram with all transition prohibition diagrams 52.

[0129] When the first comparator 40 determines that the updated value of the control graph does not match any transition prohibition graph 52, the process proceeds to step S13. In this case, the updated value of the control graph can be considered normal.

[0130] On the other hand, when the first comparator 40 determines that the updated value of the control graph matches the transition prohibition graph 52, the process proceeds to step S14. That is, when the first comparator 40 determines that at least one of the transition prohibition graphs 52 matches the updated value of the control graph, the process proceeds to step S14. In this case, the updated value of the control graph can be considered abnormal.

[0131] In this embodiment, 11100100 is used as the update value for the control graph. In this embodiment, Figure 4 and Figure 12 The three transition prohibition graphs shown are used as transition prohibition graph 52. Therefore, the update value of the control graph matches the third transition prohibition graph 52. Therefore, the first comparator 40 determines that the update value of the control graph matches the transition prohibition graph 52.

[0132] In step S13, power is applied according to the load control signal. The first comparator 40 outputs a normal signal indicating that the updated value of the control graph is normal. When the normal signal is input, the driver IC 20 energizes the actuator 40n according to the load control signal. That is, the driver IC 20 selectively turns the drive switches 301 to 308 on and off according to the updated value of the control graph stored in the control register 11. Therefore, the driver IC 20 selectively energizes the actuator 40n.

[0133] In step S14, an anomaly notification is provided. The first comparator 40 outputs an anomaly signal indicating an anomaly in the updated value of the control graph to the ECU 200. Therefore, the first comparator 40 notifies the ECU 200 of an anomaly.

[0134] In step S15, the power supply is cut off. The first comparator 40 outputs an abnormal signal indicating that the update value of the control graph is abnormal to the power supply circuit 70. The first comparator 40 outputs the abnormal signal to the power supply circuit 70, and thus gives the actuator 40n a command to cut off the power supply. When an abnormal signal is input, the power supply circuit 70 turns off the power supply switch 500 to block the current supply to each actuator 40n. Therefore, the drive device 100 is able to prevent the actuator 40n from being driven by the abnormal control graph.

[0135] In this disclosure, at least one of steps S14 and S15 may be performed.

[0136] The first comparator 40 can output an abnormal signal to the driver IC 20 instead of the power supply circuit 70. In this case, the driver IC 20 selectively turns the drive switches 301 to 308 on and off according to the previous value of the control diagram. Therefore, the driver IC 20 selectively energizes the actuator 40n.

[0137] <Effect>

[0138] As described above, the drive device 100 stores the transition prohibition graph 52. By comparing the updated value of the control graph with the transition prohibition graph 52, the drive device 100 can determine whether the updated value of the control graph is abnormal.

[0139] As a decision pattern, a transition permission pattern can be used, which represents a drive state in which a drive transition from the drive state represented by the previous value of the control pattern is permitted. However, the drive device 100 stores a transition prohibition pattern 52 as a decision pattern in the ROM 50. The transition prohibition pattern 52 has fewer patterns than the transition permission pattern. Therefore, the drive device 100 can reduce the capacity occupied by the decision pattern in the ROM 50.

[0140] Unlike ECU 200, drive unit 100 does not include a microcomputer. Therefore, drive unit 100 can be manufactured in a smaller size than configurations that include a microcomputer. Compared to configurations that include a microcomputer, drive unit 100 can reduce power consumption and heat generation. Therefore, compared to configurations that include a microcomputer, drive unit 100 can reduce limitations on body size and installability due to heat generation. That is, compared to configurations that include a microcomputer, drive unit 100 can increase installation flexibility. Compared to configurations that include a microcomputer, drive unit 100 can simplify functional safety and reliability measures. Drive unit 100 can be positioned near the center of actuator 40n, and thus may reduce wiring and improve installation performance.

[0141] The comparison objectives of transformation prohibition map 52 and transformation prohibition map 52 are not limited to those mentioned above. For example, such as Figure 13 As shown in Variation Example 1, the transition graph of the previous and updated values ​​of the arrangement control graph can be used as the comparison target of the transition prohibition graph 52. In this case, the transition prohibition graph 52 can adopt a graph obtained by the previous value of the arrangement control graph and an energization graph representing a drive state in which drive transition from the drive state represented by the previous value is prohibited. The first comparator 40 compares the transition graph with the transition prohibition graph 52.

[0142] exist Figure 13 In the example, as an illustration, the following transition graph is shown, in which a control graph representing the fourth gear speed as the previous value and a control graph representing the first gear speed as the updated value are arranged. In this case, the transition prohibition graph 52 adopts the graph obtained by arranging the control graph representing the fourth gear speed and the control graph representing P gear, arranging the control graph representing the fourth gear speed and the control graph representing R gear, and arranging the control graph representing the fourth gear speed and the control graph representing the first gear speed.

[0143] The comparison target for transformation prohibition graph 52 can be an even-numbered graph converted to identifiers. For example, such as Figure 14 As shown in variant example 2, the control graph (update value and previous value) and the transition prohibition graph 52 employ graphs converted into 4-bit identifiers. The first comparator 40 compares the identifier converted from the update value of the control graph with the identifier converted from the transition prohibition graph 52.

[0144] Variations 1 and 2 can be implemented in combination. In this case, the transition graph is obtained by arranging the identifiers converted from the previous value of the control graph and the identifiers converted from the updated value of the control graph. Similarly, the transition prohibition graph 52 is obtained by arranging the identifiers converted from the previous value of the control graph and the identifiers converted from the power-on graph, wherein the power-on graph represents the drive state in which a drive transition from the drive state represented by the previous value is prohibited.

[0145] Preferred embodiments of the present disclosure have been described above. However, the present disclosure is not limited to the above embodiments, and various modifications can be made without departing from the spirit of the present disclosure. Hereinafter, second to tenth embodiments, as other forms of the present disclosure, will be described. The above embodiments and second to tenth embodiments can be implemented independently or in suitable combinations. The present disclosure is not limited to the combinations described in these embodiments, and can be implemented in various combinations.

[0146] (Second Embodiment)

[0147] Reference Figure 15 The driving device 100 according to the second embodiment is described. In this embodiment, the description will focus on the parts that differ from those in the above embodiments. Parts similar to those in the above embodiments may be appropriately used. This also applies to the following embodiments.

[0148] The driving device 100 in this embodiment has the same configuration as in the first embodiment. Therefore, the same reference numerals as in the first embodiment are used in this embodiment. The difference between this embodiment and the first embodiment is that a conversion allow graph is used instead of a conversion prohibition graph 52.

[0149] ROM 50 stores the power-on pattern 51 and the transition enable pattern. That is, ROM 50 includes a power-on pattern memory that stores the power-on pattern 51 and a transition enable pattern memory that stores the transition enable pattern. ROM 50 corresponds to a decision memory unit.

[0150] The transition enable graph is an energization graph representing the drive state of each actuator 40n. The transition enable graph contains values ​​associated with drive transitions from the current drive state. The transition enable graph is also a determination value used to determine whether an update value in the control graph is abnormal. ROM 50 stores the control graph and the transition enable graph in a mutually related manner.

[0151] A transition permission graph represents a drive state in which a drive transition from the drive state represented by the previous value of the control graph is permitted. In other words, the transition permission graph indicates a drive transition permitted from the current drive state. Or, a transition permission graph is an energizing graph representing the drive transition caused by the operation permitted by the automatic transmission. The transition permission graph corresponds to a transition decision value or a permission decision value.

[0152] When the load drive signal is received, the drive unit 100 starts. Figure 15 The operation is shown in the flowchart. Figure 15 In this context, the same step number is assigned to... Figure 7 The same process as in the past.

[0153] In step S10b, the transition enable pattern is set. The timing circuit 30 sets the transition enable pattern in the fourth data register 64 in the same manner as setting the transition disable pattern 52. That is, the timing circuit 30 selects the transition enable pattern corresponding to the previous value of the control pattern from the ROM 50 and sets the transition enable pattern in the fourth data register 64.

[0154] In step S12b, the received signal is compared with the conversion enable graph. The received signal corresponds to the update value of the control graph. The first comparator 40 compares the update value of the control graph set in the first data register 61 with the conversion enable graph set in the fourth data register 64 (decision unit). When multiple conversion enable graphs are stored in the ROM 50, the comparison is performed in the same manner as in the above embodiment.

[0155] When the first comparator 40 determines that the updated value of the control graph matches at least one transition permission graph, the process proceeds to step S13. In this case, the updated value of the control graph can be considered normal. As described above, when the updated value of the control graph matches at least one transition permission graph, the first comparator 40 determines that a predetermined correspondence is not satisfied.

[0156] On the other hand, when the first comparator 40 determines that the updated value of the control graph does not match any of the conversion-allowed graphs, the process proceeds to step S14. In this case, the updated value of the control graph can be considered abnormal. As described above, when the updated value of the control graph does not match any of the conversion-allowed graphs, the first comparator 40 determines that a predetermined correspondence is satisfied. When the updated value of the conversion-allowed graph does not match the updated value of the control graph, it means that the updated value of the control graph is not included in the conversion-allowed graph.

[0157] The drive device 100 of the second embodiment can achieve the same effect as the drive device 100 of the first embodiment.

[0158] (Third Embodiment)

[0159] Reference Figure 16 The drive device 100 according to the third embodiment is described. For example, the drive device 100 of this embodiment has the same configuration as that in the first embodiment. Therefore, in this embodiment, the same reference numerals as in the first embodiment are used.

[0160] The difference between this embodiment and the first embodiment is that the vehicle speed determined by the waveform analysis circuit 90 is used as the current driving state instead of the previous value of the control graph. Therefore, the drive device 100 in this embodiment needs to include the waveform analysis circuit 90.

[0161] The transition prohibition diagram 52 is stored in association with the vehicle speed determined by the waveform analysis circuit 90 and representing the current driving state. The transition prohibition diagram 52 is also stored in association with signals representing individual vehicle speeds, such as those represented by 0 and 1. For example, the transition prohibition diagram 52 associated with high speeds uses power-on diagrams representing first gear, P gear, and R gear. The transition prohibition diagram 52 associated with low speeds uses power-on diagrams representing P gear and R gear. The transition prohibition diagram 52 associated with a stopped state uses power-on diagrams representing third gear and fourth gear. The transition prohibition diagram 52 corresponds to a transition determination value or a prohibition determination value.

[0162] When the load drive signal is received, the drive unit 100 starts. Figure 16 The operation is shown in the flowchart. Step S25 is the same as step S11. Step S26a is the same as step S12a. Steps S27 to S29 are the same as steps S13 to S15.

[0163] In step S20, a rotation sensor signal is received. The waveform analysis circuit 90 receives the rotation sensor signal from the rotation sensor 600.

[0164] In step S21, the vehicle speed is determined. The waveform analysis circuit 90 determines the vehicle speed based on the received rotation sensor signal. When the waveform analysis circuit 90 determines that the vehicle speed is high, the process proceeds to step S22. When the waveform analysis circuit 90 determines that the vehicle speed is low, the process proceeds to step S23. When the waveform analysis circuit 90 determines that the vehicle has stopped, the process proceeds to step S24.

[0165] In step S22, a transition disable pattern associated with high speed is set according to the memory. Timing circuit 30 sets the transition disable pattern 52 associated with high speed from ROM 50 in the fourth data register 64.

[0166] In step S23, a transition disable pattern associated with low speed is set according to the memory. Timing circuit 30 sets the transition disable pattern 52 associated with low speed from ROM 50 in the fourth data register 64.

[0167] In step S24, a transition disable pattern associated with the stop state is set according to the memory. The timing circuit 30 sets the transition disable pattern 52 associated with the stop state from ROM 50 in the fourth data register 64.

[0168] As described above, timing circuit 30 retrieves a transition prohibition map 52 associated with the vehicle speed obtained by waveform analysis circuit 90 from ROM 50. The memory in steps S22 to S24 is the transition prohibition map memory in ROM 50.

[0169] The drive device 100 of the third embodiment can achieve the same effect as the drive device 100 of the first embodiment.

[0170] (Fourth Embodiment)

[0171] Reference Figure 17 A drive device 100 according to a fourth embodiment is described. The drive device 100 of this embodiment has the same configuration as the first embodiment. Therefore, in this embodiment, the same reference numerals as in the first embodiment are used. In this embodiment, the vehicle speed determined by the waveform analysis circuit 90 is used as the current driving state, in the same manner as in the third embodiment. Therefore, the drive device 100 of this embodiment needs to include the waveform analysis circuit 90. In this embodiment, the conversion permission spectrum is used as the conversion determination value, in the same manner as in the second embodiment.

[0172] The transition permission graph is stored in association with the vehicle speed determined by the waveform analysis circuit 90 and representing the current driving state. The transition permission graph is stored in association with signals representing individual vehicle speeds, for example, 0 and 1. The transition permission graph associated with high speeds uses power-on graphs representing second, third, and fourth gear speeds. The transition permission graph associated with low speeds uses power-on graphs representing first, second, and third gear speeds. The transition permission graph associated with a stopped state uses power-on graphs representing first, second, P, and R gears. The transition permission graph corresponds to a transition determination value or a permission determination value.

[0173] When the load drive signal is received, the drive unit 100 starts. Figure 17 The operation is shown in the flowchart. Figure 17 In this context, the same step number is assigned to... Figure 16 The same process applies. Note that step S26b is the same as step S12b.

[0174] In step S22a, a transition enable pattern associated with high speed is set according to the memory. Timing circuit 30 sets the transition enable pattern associated with high speed from ROM 50 in the fourth data register 64.

[0175] In step S23a, a transition enable pattern associated with low speed is set according to the memory settings. Timing circuit 30 sets the transition enable pattern associated with low speed from ROM 50 in the fourth data register 64.

[0176] In step S24a, a transition enable pattern associated with the stop state is set according to the memory settings. The timing circuit 30 sets the transition enable pattern associated with the stop state from ROM 50 in the fourth data register 64.

[0177] As described above, timing circuit 30 obtains a transition enable map associated with the vehicle speed obtained by waveform analysis circuit 90 from ROM 50. The memory in steps S22a to S24a is the transition enable map memory in ROM 50.

[0178] The drive device 100 of the fourth embodiment can achieve the same effect as the drive devices 100 of the first, second and third embodiments.

[0179] (Fifth Embodiment)

[0180] Reference Figure 18 The driving device 100 according to the fifth embodiment is described. The driving device 100 of this embodiment has the same configuration as the first embodiment. Therefore, in this embodiment, the same reference numerals as in the first embodiment are used. The difference between this embodiment and the first embodiment is that the monitor graph stored in the monitor register 84 is used as a relevant driving state instead of an update value of the control graph. Therefore, the driving device 100 of this embodiment needs to include a current sensing resistor 81, an amplifier 82, a second comparator 83, and a monitor register 84. The transition inhibit graph 52 of this embodiment is the same as that in the first embodiment.

[0181] When the load drive signal is received, the drive unit 100 starts. Figure 18 The operation is shown in the flowchart. Figure 18 In this context, the same step number is assigned to... Figure 17 The same process as in the past.

[0182] In step S12c, control begins. The driver IC 20 selectively turns drive switches 301 to 308 on and off according to the updated values ​​of the control graph stored in the control register 11. Therefore, the driver IC 20 selectively energizes the actuator 40n. It can be considered that the driver IC 20 performs control to obtain the monitor graph.

[0183] In step S12d, the monitoring control results are monitored. The drive device 100 stores the monitor spectrum in the monitor register 84 by operating the current sensing resistor 81, amplifier 82 and second comparator 83 as described above.

[0184] In step S12e, the monitoring result is compared with the conversion prohibition map. The monitoring result corresponds to the monitor map. The first comparator 40 compares the monitor map set in the first data register 61 with the conversion prohibition map 52 set in the fourth data register 64. When multiple conversion prohibition maps 52 are stored in the ROM 50, the comparison is performed in the same manner as in the above embodiment.

[0185] When the first comparator 40 determines that the monitor graph does not match any of the transition prohibition graphs 52, the process proceeds to step S13. In this case, the monitor graph is considered normal. Since the monitor graph is normal, the update value of the control graph is considered normal.

[0186] On the other hand, when the first comparator 40 determines that the monitor graph matches the conversion prohibition graph 52, the process proceeds to step S14. That is, when the first comparator 40 determines that at least one of the conversion prohibition graphs 52 matches the monitor graph, the process proceeds to step S14. In this case, the monitor graph is considered abnormal. Since the monitor graph is abnormal, the update value of the control graph is also considered abnormal.

[0187] The drive unit 100 of the fifth embodiment can achieve the same effect as the drive unit 100 of the first embodiment. For example, even when the automatic transmission is actually commanded to shift from fourth gear to P gear, the automatic transmission does not immediately shift to P gear due to the response of hydraulic pressure, etc. Therefore, the drive unit 100 can use the updated value of the monitoring graph instead of the control graph.

[0188] (Sixth Embodiment)

[0189] Reference Figure 19 The drive device 100 according to the sixth embodiment is described. The drive device 100 of this embodiment has the same configuration as the first embodiment. Therefore, in this embodiment, the same reference numerals as in the first embodiment are used. In this embodiment, in the same manner as in the fifth embodiment, the monitor graph stored in the monitor register 84 is used as the update value of the relevant drive state instead of the control graph. In this embodiment, in the same manner as in the second embodiment, the conversion permission graph is used as the conversion determination value.

[0190] When the load drive signal is received, the drive unit 100 starts. Figure 19 The operation is shown in the flowchart. Figure 19 In this context, the same step number is assigned to... Figure 7 and Figure 15 The process is the same as in step S12f and S12g. Steps S12c and S12d are identical.

[0191] In step S12h, the monitoring result and the conversion permission graph are compared with each other. The monitoring result corresponds to the monitor graph. The first comparator 40 compares the monitor graph set in the first data register 61 with the conversion permission graph set in the fourth data register 64. When multiple conversion permission graphs are stored in the ROM 50, the comparison is performed in the same manner as in the above embodiment.

[0192] When the first comparator 40 determines that the monitor graph matches at least one transformation-allowed graph, the process proceeds to step S13. In this case, the monitor graph is considered normal. As described above, when the monitor graph matches at least one transformation-allowed graph, the first comparator 40 determines that a predetermined correspondence is not satisfied.

[0193] On the other hand, when the first comparator 40 determines that the monitor graph does not match any of the conversion-allowed graphs, the process proceeds to step S14. In this case, the monitor graph is considered abnormal. As described above, when the monitor graph does not match any of the conversion-allowed graphs, the first comparator 40 determines that a predetermined correspondence is satisfied. When the conversion-allowed graph does not match the monitor graph, it means that the monitor graph is not included in the conversion-allowed graph.

[0194] The drive device 100 of the sixth embodiment can achieve the same effect as the drive devices 100 of the first, second and fifth embodiments.

[0195] (Seventh Embodiment)

[0196] Reference Figure 20 A drive device 100 according to a seventh embodiment is described. The drive device 100 of this embodiment has the same configuration as that of the first embodiment. Therefore, in this embodiment, the same reference numerals as in the first embodiment are used.

[0197] In this embodiment, the vehicle speed determined by the waveform analysis circuit 90 is used as the current driving state in the same manner as in the third embodiment. Therefore, the drive device 100 in this embodiment needs to include the waveform analysis circuit 90. The transition prohibition pattern 52 in this embodiment is the same as that in the third embodiment.

[0198] In this embodiment, the monitor graph is used as the relevant drive state in the same manner as in the fifth embodiment. Therefore, the drive device 100 in this embodiment needs to include a current sensing resistor 81, an amplifier 82, a second comparator 83, and a monitor register 84.

[0199] When the load drive signal is received, the drive unit 100 starts. Figure 20 The operation is shown in the flowchart. Figure 20 In this context, the same step number is assigned to... Figure 16 and Figure 18 The process is the same as in the previous section. Steps S26c to S26e are the same as steps S12c to S12e.

[0200] The drive device 100 of the seventh embodiment can achieve the same effect as the drive devices 100 of the first, third and fifth embodiments.

[0201] (Eighth Embodiment)

[0202] Reference Figure 21 The drive device 100 according to the eighth embodiment is described. The drive device 100 of this embodiment has the same configuration as that of the first embodiment. Therefore, in this embodiment, the same reference numerals as in the first embodiment are used.

[0203] In this embodiment, the vehicle speed determined by the waveform analysis circuit 90 is used as the current driving state, in the same manner as in the fourth embodiment. Therefore, the drive device 100 in this embodiment needs to include the waveform analysis circuit 90. The conversion permission spectrum in this embodiment is the same as that in the fourth embodiment.

[0204] In this embodiment, the monitor graph is used as the associated drive state in the same manner as in the sixth embodiment. Therefore, the drive device 100 in this embodiment needs to include a current sensing resistor 81, an amplifier 82, a second comparator 83, and a monitor register 84.

[0205] When the load drive signal is received, the drive unit 100 starts. Figure 21 The operation is shown in the flowchart. Figure 21 In this context, the same step number is assigned to... Figure 17 and Figure 19 The process is the same as in the previous section. Steps S26f to S26h are the same as steps S12f to S12h.

[0206] The drive device 100 of the eighth embodiment can achieve the same effect as the drive devices 100 of the first, fourth and sixth embodiments.

[0207] (Ninth Embodiment)

[0208] The drive device 100 of the ninth embodiment will be referred to Figure 22 The following description is provided. The difference between this embodiment and the first embodiment is that each detection result from the sensor detection circuit 91 is used as the current driving state instead of the previous value of the control graph. The difference between the driving device 100 in this embodiment and the driving device 100 in the first embodiment is the provision of the sensor detection circuit 91. The sensor detection circuit 91 is connected to the sensor 700.

[0209] The sensor 700 in this embodiment includes a hydraulic sensor 701 (OPS), a rotation sensor 702 (RS), and an oil temperature sensor 703 (OTS). The hydraulic sensor 701 outputs a signal indicating the pressure of the hydraulic oil in the hydraulic circuit. The rotation sensor 702 outputs a signal indicating the rotational speed of the automatic transmission. The rotation sensor 702 includes, for example, a sensor that outputs a signal indicating the rotational speed on the input side of the automatic transmission and a sensor that outputs a signal indicating the rotational speed on the output side of the automatic transmission. The oil temperature sensor 703 outputs a signal indicating the temperature of the hydraulic oil in the hydraulic circuit.

[0210] Sensor detection circuit 91 (SEND) detects signals from sensor 700. Sensor detection circuit 91 performs predetermined processing on the input signals from sensor 700, such as waveform detection and A / D conversion. Sensor detection circuit 91 detects the state of the state load, i.e., the state of the automatic transmission including the valve body. That is, the state of the automatic transmission including the valve body is considered the current drive state representing the current drive state of each actuator 40n. Similarly, each detection result from sensor detection circuit 91 is considered the current drive state. Sensor detection circuit 91 corresponds to the acquisition unit.

[0211] Each detection result from sensor detection circuit 91 can be represented by, for example, 0 and 1. Sensor detection circuit 91 outputs each detection result to timing circuit 30. Sensor detection circuit 91 can also write each detection result to monitor register 84.

[0212] ROM 50 stores the detection results and the transition prohibition map 52 in association. Instead of the transition prohibition map 52, a transition allow map can be stored in ROM 50 in association with each detection result. Here, as an example, the transition prohibition map 52 is used.

[0213] The timing circuit 30 determines the current drive transition based on each detection result. The timing circuit 30 sets a transition prohibition pattern 52 associated with each detection result in the fourth data register.

[0214] The first comparator 40 compares the updated value of the control graph or the monitor graph with the transition prohibition graph 52 in the same manner as in the above embodiment. The first comparator 40 determines that the updated value of the control graph is abnormal when the updated value of the control graph matches the transition prohibition graph 52, and determines that the updated value of the control graph is normal when the updated value does not match the transition prohibition graph 52.

[0215] The drive device 100 of the ninth embodiment can achieve the same effect as the drive device 100 of the first embodiment.

[0216] (Tenth Embodiment)

[0217] Reference Figure 23 The drive device 100 of the tenth embodiment is described. In this embodiment, for convenience, the same reference numerals as in the first embodiment are used.

[0218] The tenth embodiment differs from the previous embodiments in that the drive device 100 controls the drive of the motor 800 in the shift-by-wire system. Therefore, actuators 401 to 403 correspond to the U-phase winding, V-phase winding, and W-phase winding of the motor 800, respectively. In this embodiment, the power supply switch 500 can be a mechanical relay instead of a semiconductor switch.

[0219] The drive unit 100 in this embodiment differs from the drive unit 100 in the first embodiment in that it provides a sensor detection circuit 92. The difference between this embodiment and the first embodiment is that each detection result from the sensor detection circuit 92 is used as the current drive state instead of the previous value of the control graph. The difference between this embodiment and the first embodiment is that the transition determination value is a value related to the drive transition from the current drive state and the vehicle state.

[0220] The difference between this embodiment and the first embodiment is that the signal in the load control signal representing the drive state of each of actuators 401 to 403 is written into the corresponding address bit in the control register 11. In this embodiment, the updated value of the control graph is used as the associated drive state of each of actuators 401 to 403 related to the updated value of the control graph stored in the control register 11.

[0221] In addition to the motor 800, the shift-by-wire system also includes a parking lock mechanism, a gear shifting mechanism, etc. When powered by a battery installed in the vehicle (not shown), the motor 800 rotates and serves as the drive source for the gear shifting mechanism. The motor 800 can supply current to each actuator 40n by turning on the power supply switch 500. When the power supply switch 500 is turned off, the current supply to each actuator 40n is interrupted.

[0222] The updated values ​​for the control graph can be, for example, values ​​representing the release of the parking lock. That is, the ECU 200 makes the load control signals for the drive unit 100 include not only signals representing the rotation of the motor 800, but also signals representing the release of the parking lock.

[0223] The sensors in this embodiment include a brake switch 704 and a parking lock sensor 705. The brake switch 704 (BS) outputs a signal indicating whether the brake pedal is depressed. The brake switch 704 can output a signal corresponding to the amount of pressure applied to the brake pedal. The parking lock sensor 705 (PLS) outputs a signal indicating whether the parking lock is in a locked or unlocked state.

[0224] Sensor detection circuit 92 (SEND) detects signals from sensor 700. Sensor detection circuit 92 performs predetermined processing on the input signals from sensor 700, such as waveform detection and A / D conversion. Sensor detection circuit 92 detects the state of the load, i.e., the state of the shift-by-wire system. That is, the state of the shift-by-wire system is considered the current drive state representing the current drive state of each actuator 40n. Similarly, the detection result from sensor detection circuit 92 is considered the current drive state. Sensor detection circuit 92 detects the depressed state of the vehicle's brake pedal. The depressed state of the vehicle's brake pedal is considered the vehicle state. Sensor detection circuit 92 corresponds to the acquisition unit.

[0225] Each detection result from sensor detection circuit 92 can be represented by, for example, 0 and 1. Sensor detection circuit 92 outputs each detection result to timing circuit 30. Sensor detection circuit 92 can also write each detection result to monitor register 84.

[0226] ROM 50 stores the detection results from sensor detection circuit 92 and transition prohibition map 52 in association. That is, transition prohibition map 52 is associated with the current driving state and vehicle state. Instead of transition prohibition map 52, transition allow map can be stored in ROM 50 in association with each detection result. Here, as an example, transition prohibition map 52 is used.

[0227] The timing circuit 30 determines the current driving state and vehicle state based on each detection result. The timing circuit 30 sets a transition prohibition graph 52 associated with each detection result in the fourth data register 64. The transition prohibition graph 52 may be, for example, an updated value of the control graph representing the release of the parking lock in a state where the parking lock is locked and the brake pedal is not pressed.

[0228] The first comparator 40 compares the updated value of the control graph with the transition prohibition graph 52 in the same manner as in the above embodiment. When the updated value of the control graph matches the transition prohibition graph 52, the first comparator 40 determines that the updated value of the control graph is abnormal, and when the updated value does not match the transition prohibition graph 52, it determines that the updated value of the control graph is normal.

[0229] The drive device 100 of the tenth embodiment can achieve the same effect as the drive device 100 of the first embodiment.

[0230] The controllers and methods described in this disclosure can be implemented by a dedicated computer created by configuring memory and a processor programmed to perform one or more specific functions embodied in a computer program. Alternatively, the controllers and methods described in this disclosure can be implemented by a dedicated computer created by configuring a processor provided by one or more dedicated hardware logic circuits. Alternatively, the controllers and methods described in this disclosure can be implemented by one or more dedicated computers created by a combination of configuring memory, a processor programmed to perform one or more specific functions, and a processor provided by one or more hardware logic circuits. The computer program can be stored as instructions executable by a computer in a tangible, non-transitory computer-readable medium.

[0231] It should be noted that the processing in the flowcharts or diagrams of this application includes blocks (also called steps), each block being represented, for example, S10a. Furthermore, each block (section) can be divided into several sub-blocks, and several blocks can be merged into a single block. Additionally, each of these configured blocks can also be referred to as an apparatus, module, or mechanism.

[0232] While this disclosure has been described with reference to embodiments thereof, it should be understood that this disclosure is not limited to these embodiments and configurations. This disclosure is intended to cover various modifications and equivalent arrangements. Furthermore, various combinations and configurations, including other combinations and configurations with more, fewer, or only a single element, are also within the spirit and scope of this disclosure.

Claims

1. A driving device that drives a plurality of loads by controlling a plurality of semiconductor switches corresponding to a plurality of loads, the driving device comprising: A control storage unit (11) stores the current value of a control signal, which includes a signal representing the drive state of each load; A drive unit (20) controls the plurality of semiconductor switches according to the current value of the control signal; The acquisition units (10, 81 to 84, 90, 91, 92) acquire the current driving state of each load at the current moment. A determination storage unit (50) stores a transition determination value for determining whether the current value of the control signal stored in the control storage unit is abnormal, the transition determination value being associated with a drive transition from the current drive state; as well as The determination unit (30, 40) compares the relevant drive state of each load associated with the current value of the control signal stored in the control storage unit with the transition determination value, and determines that the current value of the control signal is abnormal when the relevant drive state and the transition determination value satisfy a predetermined correspondence, wherein: The control storage unit stores not only the current value of the control signal, but also the previous value of the control signal; and When the determination unit determines that the current value of the control signal is abnormal, the driving unit controls the plurality of semiconductor switches according to the previous value.

2. The driving device according to claim 1, further comprising: Power supply unit (70), which switches the power supply state of the plurality of loads, wherein: The power supply unit sets the power supply state to a power-on state when the determination unit determines that the current value of the control signal is not abnormal, and sets the power supply state to a power-off state when the determination unit determines that the current value of the control signal is abnormal.

3. The driving device according to claim 1, wherein: The determination storage unit stores a prohibition determination value indicating that the transition from the current driving state is prohibited, which is used as the transition determination value. as well as When the relevant driving state is included in the prohibition determination value, the determination unit determines that the predetermined correspondence is satisfied and the current value of the control signal is abnormal.

4. The driving device according to claim 1, wherein: The determination storage unit stores an allowance determination value indicating that a transition from the current driving state is permitted, which serves as the transition determination value. as well as When the relevant driving state is not included in the allowed determination value, the determination unit determines that the predetermined correspondence is satisfied and the current value of the control signal is abnormal.

5. The driving device according to claim 1, wherein: The determination unit compares the conversion determination value with the current value of the control signal stored in the control storage unit as a related drive state.

6. The driving device according to claim 1, wherein: The determination unit compares the conversion determination value with the current driving state, which is the relevant driving state, obtained by the acquisition unit.

7. The driving device according to claim 1, wherein: The determination storage unit stores the current value of the control signal and the conversion determination value in association; and The determination unit obtains the conversion determination value associated with the control signal from the determination storage unit.

8. The driving device according to claim 1, wherein: The determination storage unit stores the current driving state and the transition determination value in association; and The determination unit obtains from the determination storage unit a transition determination value associated with the current driving state obtained by the acquisition unit.

9. The drive device according to any one of claims 1-8, wherein: The drive unit drives the plurality of loads mounted on the vehicle; In addition to acquiring the current driving state, the acquisition unit also acquires the current vehicle state of the vehicle. and The determination storage unit stores a value used to determine whether the current value of the control signal stored in the control storage unit is abnormal as a transition determination value, which is associated with the drive transition from the current driving state and the current vehicle state.

10. A driving device that drives a plurality of loads by controlling a plurality of semiconductor switches corresponding to a plurality of loads, the driving device comprising: A control storage unit (11) stores the current value of a control signal, which includes a signal representing the drive state of each load; A drive unit (20) controls the plurality of semiconductor switches according to the current value of the control signal; The acquisition units (10, 81 to 84, 90, 91, 92) acquire the current driving state of each load at the current moment. A determination storage unit (50) stores a transition determination value for determining whether the current value of the control signal stored in the control storage unit is abnormal, the transition determination value being associated with a drive transition from the current drive state; as well as The determination unit (30, 40) compares the relevant drive state of each load associated with the current value of the control signal stored in the control storage unit with the conversion determination value, and determines that the current value of the control signal is abnormal when the relevant drive state and the conversion determination value satisfy a predetermined correspondence. Power supply unit (70), which switches the power supply state of the plurality of loads, wherein: The power supply unit sets the power supply state to a power-on state when the determination unit determines that the current value of the control signal is not abnormal, and sets the power supply state to a power-off state when the determination unit determines that the current value of the control signal is abnormal.

11. The driving device according to claim 10, wherein: The determination storage unit stores a prohibition determination value indicating that the transition from the current driving state is prohibited, which is used as the transition determination value. as well as When the relevant driving state is included in the prohibition determination value, the determination unit determines that the predetermined correspondence is satisfied and the current value of the control signal is abnormal.

12. The driving device according to claim 10, wherein: The determination storage unit stores an allowance determination value indicating that a transition from the current driving state is permitted, which serves as the transition determination value. as well as When the relevant driving state is not included in the allowed determination value, the determination unit determines that the predetermined correspondence is satisfied and the current value of the control signal is abnormal.

13. The driving device according to claim 10, wherein: The determination unit compares the conversion determination value with the current value of the control signal stored in the control storage unit as a related drive state.

14. The driving device according to claim 10, wherein: The determination unit compares the conversion determination value with the current driving state, which is the relevant driving state, obtained by the acquisition unit.

15. The driving device according to claim 10, wherein: The determination storage unit stores the current value of the control signal and the conversion determination value in association; and The determination unit obtains the conversion determination value associated with the control signal from the determination storage unit.

16. The driving device according to claim 10, wherein: The determination storage unit stores the current driving state and the transition determination value in association; and The determination unit obtains from the determination storage unit a transition determination value associated with the current driving state obtained by the acquisition unit.

17. The drive device according to any one of claims 10-16, wherein: The drive unit drives the plurality of loads mounted on the vehicle; In addition to acquiring the current driving state, the acquisition unit also acquires the current vehicle state of the vehicle. and The determination storage unit stores a value used to determine whether the current value of the control signal stored in the control storage unit is abnormal as a transition determination value, which is associated with the drive transition from the current driving state and the current vehicle state.

Citation Information

Patent Citations

  • Electronic control device

    JP2018150884A

  • Power supply system

    JP2019041509A

  • Device for determining state of railway facility and method for determining state of railway facility

    JP2019147433A