Driving chip, abnormal point positioning method thereof, OLED display panel and display device

By setting positioning markers in the driver chip of the OLED display panel, and combining electrical detection and image recognition technologies, the problem of difficult location of abnormal points in traditional OLED display panels has been solved, thus improving analysis efficiency.

CN115691417BActive Publication Date: 2025-11-07CHIPONE TECHNOLOGY (ZHUHAI) CO LTD
View PDF 2 Cites 0 Cited by

Patent Information

Application Number
CN202211396896.0
Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Filing Date
2022-11-09
Publication Date
2025-11-07
Estimated Expiration
2042-11-09

AI Technical Summary

Technical Problem

In OLED display panels, it is difficult to locate abnormal points in traditional driver ICs, which affects analysis efficiency.

Method used

Positioning markers are set in the driver chip, the coordinates of abnormal pixel driving units are obtained through electrical detection, and image recognition technology is used to quickly and accurately locate abnormal points.

Benefits of technology

It improves the analysis efficiency of abnormal chips, reduces resource consumption, and enables rapid and accurate location of pixel driving units.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN115691417B_ABST
    Figure CN115691417B_ABST
Patent Text Reader

Abstract

The present disclosure provides a driving chip of an OLED display panel, an abnormal point positioning method of the driving chip, an OLED display panel and a display device. The driving chip comprises a substrate and a plurality of pixel driving units arranged in an array on the substrate. The driving chip further comprises a plurality of positioning marks on the substrate, each of the positioning marks corresponding to at least one row or at least one column of pixel driving units in the array. By arranging the positioning marks in the driving chip of the OLED display panel, the purpose of quickly and accurately positioning the pixel driving units is achieved.
Need to check novelty before this filing date? Find Prior Art

Description

TECHNICAL FIELD

[0001] The present disclosure relates to the technical field of display, and more particularly, to a driving chip, an abnormal point positioning method thereof, an OLED display panel and a display device. BACKGROUND

[0002] An organic light-emitting diode (OLED) display device has the advantages of thinness, lightness, wide viewing angle, active light-emitting, continuously adjustable light-emitting color, low cost, fast response speed, small energy consumption, low driving voltage, wide operating temperature range, simple production process, high light-emitting efficiency, and the like, and has become a hot spot for current display products.

[0003] A common conventional OLED driving IC is processed with special marks on the left and right sides of the chip, and because of the difference in the circuit itself, the circuit positioning discrimination can be easily completed by graphic recognition. The silicon-based OLED driving IC includes the circuit of the conventional OLED driving IC, and also includes an OLED pixel driving circuit. Since the chip size is large, if the driving IC is abnormal and the abnormal point is in the pixel, the pixel circuit is repeated and the same pattern unit is continuous, so that positioning is very difficult, affecting the analysis efficiency of the abnormal chip.

[0004] Therefore, it is desirable to provide an improved driving chip to improve the analysis efficiency of the abnormal chip. SUMMARY

[0005] The present disclosure provides a driving chip, an abnormal point positioning method thereof, an OLED display panel and a display device to solve the technical problem of quickly and accurately positioning the pixel driving unit by setting positioning marks in the driving chip of the OLED display panel.

[0006] According to a first aspect of an embodiment of the present disclosure, a driving chip of an OLED display panel is provided, comprising: a substrate; and a plurality of pixel driving units arranged in an array on the substrate, the driving chip further comprising a plurality of positioning marks on the substrate, each of the positioning marks corresponding to at least one row or at least one column of pixel driving units in the array.

[0007] Optionally, the plurality of pixel driving units comprises a plurality of layers of patterns stacked along the thickness direction of the substrate, and the plurality of positioning marks are located in at least one layer of the plurality of layers of patterns.

[0008] Optionally, in the same layer, the material of the positioning mark is the same as that of the pattern, and the positioning mark is electrically isolated from the pattern.

[0009] Optionally, the plurality of positioning marks are located in the top layer or the bottom layer of the multi-layer pattern.

[0010] Optionally, the plurality of positioning marks are located in the middle layer of the multi-layer pattern, and the plurality of positioning marks are not blocked by the upper layer or the lower layer pattern.

[0011] Optionally, the positioning mark is located at the edge of the array or between adjacent pixel driving units.

[0012] Optionally, one positioning mark is arranged every predetermined number of rows of pixel driving units, and one positioning mark is arranged every predetermined number of columns of pixel driving units.

[0013] Optionally, the pattern of the positioning mark includes Arabic numerals, Roman numerals, and English letters.

[0014] Optionally, the display device further comprises a gate driving unit and a source driving unit, and each pixel driving unit is electrically connected to the gate driving unit and the source driving unit.

[0015] According to a second aspect of the embodiments of the present disclosure, an OLED display panel is provided, comprising the driving chip as described above.

[0016] According to a third aspect of the embodiments of the present disclosure, a display device is provided, comprising the OLED display panel as described above.

[0017] According to a fourth aspect of the embodiments of the present disclosure, an abnormal point positioning method of a driving chip is provided, comprising: in the case where the driving chip as described above is abnormal, judging whether the abnormality occurs in the pixel driving unit array of the driving chip; and if the judgment is yes, confirming a pixel point or a pixel range to be detected, and positioning the abnormal point based on the plurality of positioning marks.

[0018] Optionally, the step of confirming the pixel point or the pixel range to be detected comprises: obtaining the coordinates of the abnormal pixel driving unit according to electrical detection,

[0019] The step of positioning the abnormal point based on the plurality of positioning marks comprises: determining the pixel driving unit at the positioning mark corresponding to the coordinates obtained by electrical detection as the abnormal point by using image recognition.

[0020] The driving chip provided by the embodiments of the present disclosure designs a special mark with a pixel driving unit positioning function. When the coordinates of the pixel driving unit with problems are obtained by electrical detection and other means, the pixel driving unit can be quickly and accurately positioned in a large number of repetitive patterns according to the positioning mark, and the analysis efficiency of the abnormal chip is improved. BRIEF DESCRIPTION OF DRAWINGS

[0021] The above and other objects, features and advantages of the present disclosure will become more apparent from the following description of embodiments of the present disclosure with reference to the accompanying drawings.

[0022] Figure 1 A structural schematic diagram of an OLED display panel is shown.

[0023] Figure 2 A circuit structural schematic diagram of a pixel driving unit in an OLED display panel is shown.

[0024] Figure 3 A structural schematic diagram of a driving chip in an OLED display panel is shown.

[0025] Figure 4 A structural schematic diagram of a driving chip in an OLED display panel is shown. Figure 3 An enlarged structural schematic diagram of the area in the dashed box.

[0026] Figure 5 A cross-sectional schematic diagram of a driving chip along the AA' line in the first embodiment of the present disclosure is shown. Figure 4 A cross-sectional schematic diagram of a driving chip along the AA' line in the first embodiment of the present disclosure is shown.

[0027] Figure 6 A cross-sectional schematic diagram of a driving chip in the second embodiment of the present disclosure is shown.

[0028] Figure 7 A cross-sectional schematic diagram of a driving chip in the third embodiment of the present disclosure is shown.

[0029] Figure 8 A flowchart of an abnormal point positioning method of a driving chip in an embodiment of the present disclosure is shown. DETAILED DESCRIPTION

[0030] In order to make the purpose and scheme of the present disclosure clearer and facilitate implementation, the present disclosure will be further described in detail below with reference to the accompanying drawings. In each of the drawings, the same elements are denoted by similar reference numerals. For the sake of clarity, each part in the drawings is not drawn to scale. In addition, some well-known parts can not be shown.

[0031] Many specific details of the present disclosure are described below in order to make the present disclosure more clearly understood. However, as those skilled in the art can understand, the present disclosure can be implemented without these specific details.

[0032] Figure 1The diagram illustrates the structure of an OLED display panel according to an embodiment of the present disclosure. The OLED display panel (hereinafter referred to as the "display panel") 1000 includes a source driving circuit 1100, a gate driving circuit 1200, a plurality of pixel driving units 1300, and a plurality of OLED devices 1400. The plurality of pixel driving units 1300 are integrated in the same driving chip. In other embodiments, the source driving circuit 1100 and the gate driving circuit 1200 are also integrated with the plurality of pixel driving units 1300 in the driving chip.

[0033] Figure 2 A schematic diagram of the circuit structure of a pixel driving unit in an OLED display panel according to an embodiment of this disclosure is shown. Figure 2 As shown, each pixel driving unit 1300 includes a switching transistor T1, a driving transistor T2, and a storage capacitor C. The gate of the switching transistor T1 is connected to the gate line G, the source is connected to the data line D, and the drain is connected to the gate of the driving transistor T2. The source of the driving transistor T2 is connected to the source line S, and the drain is connected to the anode of the corresponding OLED device 1400. The two ends of the storage capacitor C are connected to the gate and source of the driving transistor T2, respectively. The source driving circuit 1100 and the gate driving circuit 1200 provide gate driving signals, data signals, and source driving signals to each pixel driving unit 1300 through the gate line G, the data line D, and the source line S, respectively, thereby controlling the switching transistor T1 and the driving transistor T2 to turn on and off, and thus controlling the turning on and off of each OLED device 1400. It should be noted that the transistors mentioned in this embodiment are all N-type thin-film transistors, and the drain and source of each transistor can be interchanged, but the implementation of this disclosure is not limited to this.

[0034] Figure 3 This diagram illustrates the structure of a driver chip in an OLED display panel according to an embodiment of the present disclosure. Figure 4 Show Figure 3 Enlarged structural diagram of the area within the dashed box. Figure 5 The first embodiment of this disclosure is shown along Figure 4 A schematic diagram of the cross-section of the driver chip as shown by line AA'. Figures 3 to 5 As shown, in the publicly provided embodiment, multiple pixel driving units 1300 are integrated into a single driving chip, which includes a substrate 101, multiple pixel driving units 1300, and multiple positioning marks 350. The multiple pixel driving units 1300 are arranged in an array on the substrate 101, and each positioning mark 350 corresponds to at least one row or at least one column of pixel driving units 1300 in the array.

[0035] In the embodiment, the plurality of pixel driving units 1300 include a plurality of layers of patterns stacked along the thickness direction of the substrate 101, the plurality of positioning marks 350 are located in at least one layer of the plurality of layers of patterns, and in the same layer, the positioning mark 350 is electrically isolated from the pattern of the layer. Specifically, the pattern includes the first active layer 110, the second active layer 120, the first gate 210, the second gate 220, the first capacitor plate 230, the second capacitor plate 330, the first source 311, the first drain 312, the second source 321, the second drain 322, the data line 341, and the source line 342. Among them, the first active layer 110 and the second active layer 120 are located in the same layer, wherein the materials of the first active layer 110 and the second active layer 120 are, for example, polysilicon, the first active layer 110 includes the first source region 111, the second drain region 112, and the first channel region 113, and the second active layer 120 includes the second source region 121, the second drain region 122, and the second channel region 123. The first gate 210, the second gate 220, and the first capacitor plate 230 are located in the same layer, wherein the first gate 210 corresponds to the position of the first channel region 113, and the second gate 220 corresponds to the position of the second channel region 123. The second capacitor plate 330, the first source 311, the first drain 312, the second source 321, the second drain 322, the data line 341, and the source line 342 are located in the same layer, and each layer of patterns is separated by the first insulating layer 102 and the second insulating layer 103, and each layer of patterns is also electrically connected by the conductive channel 104. The materials of the first gate 210, the second gate 220, the first capacitor plate 230, the second capacitor plate 330, the first source 311, the first drain 312, the second source 321, the second drain 322, the data line 341, and the source line 342 include but are not limited to conductive materials such as metal or polysilicon. Of course, the layers of patterns of the pixel driving unit 1300 of the embodiment of the present disclosure are not limited to this, and the skilled in the art can make other settings as needed.

[0036] In the embodiment, the positioning mark 350 is located at the edge of the array, and one positioning mark 350 is arranged every predetermined number of rows of pixel driving units 1300, and one positioning mark 350 is arranged every predetermined number of columns of pixel driving units 1300, and the pattern of the positioning mark 350 includes Arabic numerals. Of course, the embodiment of the present disclosure is not limited to this, and the positioning mark 350 can also be located between adjacent pixel driving units 1300 of the array, and the pattern of the positioning mark 350 can also be set to Roman numerals and English letters or other patterns.

[0037] In the embodiment, the plurality of positioning marks 350 are located in the top layer of the plurality of layers of patterns, and the materials thereof include but are not limited to conductive materials such as metal or polysilicon. Alternatively, the plurality of positioning marks 350 can also be located in the bottom layer of the plurality of layers of patterns, such as Figure 6Alternatively, the plurality of positioning marks 350 can also be located in the middle layer of the multi-layer pattern, and the plurality of positioning marks 350 are not blocked by the upper layer or the lower layer pattern.

[0038] According to another aspect of the embodiments of the present disclosure, a display device is also provided, which includes the display panel 1000 described above.

[0039] Figure 8 A flowchart of an abnormal point positioning method of a driving chip according to an embodiment of the present disclosure is shown. The positioning method includes the following steps:

[0040] S01: Confirm that the abnormality of the driving chip occurs in the pixel driving unit array of the driving chip.

[0041] In this step, in the case of abnormality of the driving chip, it is judged whether the abnormality occurs in the pixel driving unit 1300 array, and if so, step S02 is performed.

[0042] S02: Confirm the pixel point or pixel range to be detected, and locate the abnormal point.

[0043] In this step, the pixel point or pixel range to be detected is confirmed, and the abnormal point is located based on the mark. The step of confirming the pixel point or pixel range to be detected can include obtaining the coordinates of the abnormal pixel driving unit 1300 according to electrical detection; the step of locating the abnormal point based on the positioning mark 350 can include determining the pixel driving unit 1300 at the positioning mark corresponding to the coordinates obtained by electrical detection as the abnormal point by image recognition or the like, so as to facilitate the technician to further test and adjust the abnormal point.

[0044] The beneficial effects of the embodiments of the present disclosure include that the driving chip is designed with a special mark with a pixel driving unit positioning function. When the circuit function of the chip is analyzed to improve the wiring impedance problem, or when the manufacturing process of the chip is analyzed by slicing to confirm the abnormal point manufacturing process position, the coordinates of the pixel driving unit with problems are obtained by electrical detection or the like, and then the pixel driving unit can be quickly and accurately positioned in a large number of repetitive patterns according to the positioning mark, thereby improving the analysis efficiency of the abnormal chip, timely and effectively improving and optimizing each problem, and reducing the consumption of resources.

[0045] It should be noted that, as used in this document, the terms "first," "second," etc. are typically used only as identifiers for one of multiple instances of a particular name, and are generally not intended to signify specific subject matter over other instances of the same name, unless specifically stated otherwise. Furthermore, the term "include," "have," or the like means "comprising," "including" or "containing," but not limited to, to the extent that this term is used merely in its non-limiting sense of "comprising." Also, the use of "about" in connection with a given numerical value, is intended to mean that the value in question can vary by as much as 1%, unless specifically stated otherwise. Additionally, the words "comprise," "comprising," "include," "including," and "includes" when used in this document are used in their open, non-limiting sense and are thus intended to encompass the presence of one or more elements or integers without excluding the presence of other elements or integers.

[0046] In accordance with the practices of the present disclosure, these embodiments have not been described with reference to the specific details that are set forth in order to provide a more thorough understanding of the present disclosure. As one of ordinary skill in the art will understand, embodiments can be practiced with the desired results employing only some of the features specified. Obviously, many modifications and changes are possible in the practice of the present disclosure. The specific embodiments selected for illustration in this specification are presented by way of example only and not limitation.

Claims

1. An OLED display panel driving chip, comprising: a substrate; and a plurality of pixel driving units arranged in an array on the substrate, the plurality of pixel driving units comprising a plurality of layers of patterns stacked along a thickness direction of the substrate, the driving chip further comprising a plurality of positioning marks on the substrate, the plurality of positioning marks being located in at least one of the plurality of layers of patterns, each of the positioning marks corresponding to at least one row or at least one column of pixel driving units in the array, wherein the positioning marks are of a conductive material, the plurality of positioning marks are located at edges of the array or between adjacent pixel driving units, and the positioning marks are used to provide image identification to assist in determining a position of an abnormal pixel driving unit in the plurality of pixel driving units after obtaining coordinate information of the abnormal pixel driving unit. In the same layer, the positioning marks are of the same material as the patterns and are electrically isolated from the patterns.

2. The drive chip of claim 1, wherein, The plurality of positioning marks are located in a top layer or a bottom layer of the plurality of layers of patterns.

3. The driving chip according to claim 1, wherein, The plurality of positioning marks are located in a middle layer of the plurality of layers of patterns and are not blocked by upper or lower patterns.

4. The driving chip according to claim 1, wherein, One of the positioning marks is provided every predetermined number of rows of pixel driving units, and one of the positioning marks is provided every predetermined number of columns of pixel driving units.

5. The driving chip according to claim 1, wherein, The pattern of the positioning marks comprises Arabic numerals, Roman numerals, and English letters.

6. The drive chip according to any one of claims 1 to 5, wherein, 7.The driving chip of any one of claims 1-5, further comprising a gate driving unit and a source driving unit, each of the pixel driving units being electrically connected to the gate driving unit and the source driving unit, respectively. 8.An OLED display panel comprising the driving chip of any one of claims 1-7. 9.A display device comprising the OLED display panel of claim 8. 10.An abnormal point positioning method for the driving chip of any one of claims 1-7, comprising: in a case where an abnormality occurs in the driving chip, determining whether the abnormality occurs within an array of pixel driving units of the driving chip; and if the determination is yes, confirming a pixel point or a pixel range to be detected, and positioning an abnormal point based on the plurality of positioning marks. The step of confirming the pixel point or the pixel range to be detected comprises obtaining coordinates of the abnormal pixel driving unit according to electrical detection, and the step of positioning the abnormal point based on the plurality of positioning marks comprises determining, in an image recognition manner, the pixel driving unit at the positioning mark corresponding to the coordinates obtained by electrical detection as the abnormal point.

11. The method of locating outliers according to claim 10, wherein, ​ ​

Citation Information

Patent Citations

  • Optically testing chiplets in display device

    CN102473719A

  • Display module and display device

    CN205507317U