Sequence generation method, apparatus, electronic device, and computer-readable storage medium

By performing frequency domain transformation on the Zadoff-Chu sequence and modifying the amplitude and time domain transformation of the DC sequence elements, the problem of inaccuracy in the DC estimation of the Zadoff-Chu sequence is solved, and higher DC estimation accuracy and frequency band protection are achieved.

CN116015347BActive Publication Date: 2025-06-27BEIJING ESWIN COMPUTING TECH CO LTD +1
View PDF 1 Cites 0 Cited by

Patent Information

Application Number
CN202211627636.X
Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Filing Date
2022-12-16
Publication Date
2025-06-27
Estimated Expiration
2042-12-16

AI Technical Summary

Technical Problem

The Zadoff-Chu sequence has an inaccurate problem in DC estimation, resulting in a low accuracy of DC estimation.

Method used

By obtaining the first leading sequence, frequency domain transformation process is performed to determine the DC sequence element, modify its amplitude to be the target amplitude, obtain the second leading sequence, and obtain the target leading sequence through the time domain transformation process.

Benefits of technology

The DC sequence elements in the original leading sequence are removed, improving the accuracy of DC estimation and reducing interference to adjacent frequency bands.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN116015347B_ABST
    Figure CN116015347B_ABST
Patent Text Reader

Abstract

The embodiments of the present application provide a sequence generation method, apparatus, electronic device, and computer-readable storage medium, which relate to the field of computer technologies. The method includes: obtaining a first preamble sequence, performing a frequency-domain transformation process on the first preamble sequence to determine the DC sequence elements in the first preamble sequence, modifying the amplitude of the DC sequence elements to a target amplitude to obtain a second preamble sequence, and performing a time-domain transformation process on the second preamble sequence to obtain a target preamble sequence. That is to say, by modifying the amplitude of the DC sequence elements to the target amplitude, the DC sequence elements in the original first preamble sequence can be removed. In this way, the obtained preamble sequence has no DC component. When performing DC estimation based on this preamble sequence, the accuracy of DC estimation can be improved.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] This application relates to the field of computer technology. Specifically, this application relates to a sequence generation method, apparatus, electronic device, and computer-readable storage medium. Background Art

[0002] In the related field of communication technology, the Zadoff-Chu sequence is called the ZC sequence; the ZC sequence is a constant envelope sequence in complex form, which has good autocorrelation and cross-correlation; at the same time, the ZC sequence has the advantages of stable amplitude, low peak-to-average ratio, and good correlation in both the time domain and the frequency domain. Therefore, the ZC sequence has been widely used in the fourth-generation mobile information system and subsequent wireless communication systems. For example, the ZC sequence can be used as a preamble sequence or a training sequence, and is applied to system synchronization, random access, spread-spectrum communication, channel estimation, etc.

[0003] However, there are also some defects in the application of the ZC sequence. For example, some sequence elements of the ZC sequence cause inaccurate DC estimation, etc. Summary of the Invention

[0004] The purpose of this application aims to solve at least one of the above technical defects, especially the technical defect that the ZC sequence causes inaccurate DC estimation, etc.

[0005] According to one aspect of this application, a sequence generation method is provided. The method includes:

[0006] Obtain a first preamble sequence;

[0007] Perform frequency domain transformation processing on the first preamble sequence to determine the DC sequence element in the first preamble sequence;

[0008] Modify the amplitude of the DC sequence element to a target amplitude to obtain a second preamble sequence;

[0009] Perform time domain transformation processing on the second preamble sequence to obtain a target preamble sequence.

[0010] Optionally, the obtaining of the first preamble sequence includes:

[0011] Determine the sequence parameters of the first preamble sequence; the sequence parameters at least include: the sequence length of the first preamble sequence, and the index value of the first preamble sequence;

[0012] Generate the first preamble sequence according to the sequence parameters and a preset corresponding relationship; the preset corresponding relationship is a data relationship between at least one sequence parameter and a preamble sequence.

[0013] Optionally, the first preamble sequence includes a Zadoff-Chu sequence.

[0014] Optionally, the preset correspondence is as follows:

[0015]

[0016] Where Z(k) represents the first preamble sequence; N represents the sequence length of the first preamble sequence; and β represents the index value of the first preamble sequence.

[0017] Optionally, performing a frequency-domain transformation process on the first preamble sequence to determine a DC sequence element in the first preamble sequence includes:

[0018] Performing a fast Fourier transform on the first preamble sequence to obtain the spectrum of the signal corresponding to the first preamble sequence; where the spectrum includes the relationship between frequency and amplitude;

[0019] Determining that the sequence element with a frequency of zero in the spectrum is the DC sequence element.

[0020] Optionally, the target amplitude is zero.

[0021] Optionally, after modifying the amplitude of the DC sequence element to the target amplitude, the method further includes:

[0022] Setting the amplitudes of a preset number of sequence elements generated before and / or after the DC sequence element to zero.

[0023] Optionally, performing a time-domain transformation process on the second preamble sequence to obtain a target preamble sequence includes:

[0024] Performing an inverse fast Fourier transform process and a power normalization process on the second preamble sequence to obtain a target preamble sequence.

[0025] According to another aspect of the present application, a sequence generation device is provided, and the device includes:

[0026] An acquisition module, configured to acquire a first preamble sequence;

[0027] A frequency-domain transformation module, configured to perform a frequency-domain transformation process on the first preamble sequence to determine a DC sequence element in the first preamble sequence;

[0028] A modification module, configured to modify the amplitude of the DC sequence element to a target amplitude to obtain a second preamble sequence;

[0029] A time-domain transformation module, configured to perform a time-domain transformation process on the second preamble sequence to obtain a target preamble sequence.

[0030] According to another aspect of the present application, an electronic device is provided, and the electronic device includes:

[0031] One or more processors;

[0032] A memory;

[0033] One or more applications, wherein the one or more applications are stored in the memory and configured to be executed by the one or more processors, and the one or more programs are configured to: execute the sequence generation method according to any one of the first aspects of the present application.

[0034] For example, in the third aspect of the present application, there is provided a computing device, including: a processor, a memory, a communication interface, and a communication bus, and the processor, the memory, and the communication interface complete communication with each other through the communication bus;

[0035] The memory is used to store at least one executable instruction, and the executable instruction causes the processor to execute the operations corresponding to the sequence generation method as shown in the first aspect of the present application.

[0036] According to still another aspect of the present application, there is provided a computer-readable storage medium, and when the computer program is executed by a processor, it implements the sequence generation method according to any one of the first aspects of the present application.

[0037] For example, in the fourth aspect of the embodiments of the present application, there is provided a computer-readable storage medium, and a computer program is stored on the computer-readable storage medium, and when the program is executed by a processor, it implements the sequence generation method as shown in the first aspect of the present application.

[0038] According to one aspect of the present application, there is provided a computer program product or a computer program, and the computer program product or the computer program includes computer instructions, and the computer instructions are stored in a computer-readable storage medium. The processor of the computer device reads the computer instructions from the computer-readable storage medium, and the processor executes the computer instructions, so that the computer device executes the methods provided in various alternative implementations of the above first aspect.

[0039] The beneficial effects brought by the technical solutions provided by the present application are:

[0040] In the embodiments of the present application, by obtaining a first preamble sequence, performing a frequency-domain transformation process on the first preamble sequence, determining a DC sequence element in the first preamble sequence, modifying the amplitude of the DC sequence element to a target amplitude to obtain a second preamble sequence, and performing a time-domain transformation process on the second preamble sequence to obtain a target preamble sequence. That is to say, by modifying the amplitude of the DC sequence element to the target amplitude, the DC sequence element in the original first preamble sequence can be removed. In this way, the obtained preamble sequence has no DC component, and when performing DC estimation based on this preamble sequence, the accuracy of DC estimation can be improved. Description of the Drawings

[0041] To more clearly illustrate the technical solutions in the embodiments of the present application, the following will briefly introduce the accompanying drawings required for the description of the embodiments of the present application.

[0042] Figure 1 One of the schematic flowcharts of a sequence generation method provided by an embodiment of the present application;

[0043] Figure 2a One of the sequence schematic diagrams of a sequence generation method provided by an embodiment of the present application;

[0044] Figure 2b Two of the sequence schematic diagrams of a sequence generation method provided by an embodiment of the present application;

[0045] Figure 3 Three of the sequence schematic diagrams of a sequence generation method provided by an embodiment of the present application;

[0046] Figure 4a Four of the sequence schematic diagrams of a sequence generation method provided by an embodiment of the present application;

[0047] Figure 4b Five of the sequence schematic diagrams of a sequence generation method provided by an embodiment of the present application;

[0048] Figure 5 Six of the sequence schematic diagrams of a sequence generation method provided by an embodiment of the present application;

[0049] Figure 6 Two of the schematic flowcharts of a sequence generation method provided by an embodiment of the present application;

[0050] Figure 7 The schematic structural diagram of a sequence generation device provided by an embodiment of the present application;

[0051] Figure 8 The schematic structural diagram of an electronic device for sequence generation provided by an embodiment of the present application. Detailed implementation manners

[0052] The following describes the embodiments of the present application in conjunction with the accompanying drawings in the present application. It should be understood that the embodiments described below in conjunction with the drawings are exemplary descriptions for explaining the technical solutions of the embodiments of the present application and do not constitute limitations on the technical solutions of the embodiments of the present application.

[0053] Those skilled in the art can understand that, unless specifically stated otherwise, the singular forms "a", "an", "the" and "said" used herein may also include the plural forms. It should be further understood that the terms "comprising" and "including" used in the embodiments of the present application mean that the corresponding features can be implemented as the presented features, information, data, steps, operations, elements and / or components, but do not exclude the implementation of other features, information, data, steps, operations, elements, components and / or their combinations supported by the technical field of the present application, etc. It should be understood that when we say an element is "connected" or "coupled" to another element, the one element can be directly connected or coupled to the other element, or it can mean that the one element and the other element establish a connection relationship through an intermediate element. In addition, the "connection" or "coupling" used herein may include a wireless connection or a wireless coupling. The term "and / or" used herein indicates at least one of the items defined by the term. For example, "A and / or B" can be implemented as "A", or implemented as "B", or implemented as "A and B".

[0054] To make the objectives, technical solutions and advantages of the present application clearer, the embodiments of the present application will be further described in detail below with reference to the accompanying drawings.

[0055] The technical solutions of the present application and how the technical solutions of the present application solve the above technical problems will be described in detail below with specific embodiments. These several specific embodiments below can be combined with each other, and the same or similar concepts or processes may not be repeated in some embodiments. The embodiments of the present application will be described below with reference to the accompanying drawings.

[0056] The embodiments of the present application provide a possible implementation manner, and this solution can be executed by any electronic device. Optionally, any electronic device can be a server device or a terminal device with the ability to generate sequences, or can also be a device or chip integrated on these devices. As Figure 1 shown, it is a schematic flowchart of a sequence generation method provided by the embodiments of the present application, and this method includes the following steps:

[0057] Step S101: Obtain a first preamble sequence.

[0058] Optionally, the embodiments of the present application can be applied to the field of computer technology; specifically, it can be applied to the application scenario of generating a target preamble sequence.

[0059] Among them, the target preamble sequence is the finally generated preamble sequence. The preamble sequence is a series of signals sent before sending the useful signal. After the preamble signal is sent, the valid signal can be sent. The role of the preamble sequence is to prompt the receiving chip that the valid signal is about to be sent, so as to prompt the receiving chip to pay attention to receiving, so as not to lose the useful signal.

[0060] In the embodiments of the present application, a target preamble sequence can be generated based on a first preamble sequence; wherein, the first preamble sequence can be understood as an initial preamble sequence.

[0061] In some alternative embodiments, the first preamble sequence can be a Zadoff-Chu sequence. Specifically, the Zadoff-Chu sequence, i.e., the ZC sequence, has good autocorrelation and cross-correlation characteristics, and the ZC sequence has advantages such as stable amplitude, low peak-to-average ratio, and good correlation in both the time domain and the frequency domain. Therefore, the ZC sequence is widely used in various communication systems. For example, the ZC sequence is a pilot sequence in the Long Term Evolution (LTE) wireless communication system of the 3rd Generation Partnership Project (3GPP), and is specifically applied to the Primary Synchronization Signal (PSS) in the LTE downlink, the Reference Signal (RS) in the uplink, and the preamble sequence in the Physical Random Access Channel (PRACH) in the uplink.

[0062] In some alternative embodiments, the first preamble sequence (for example, the ZC sequence as the first preamble sequence) can be determined according to the corresponding relationship between sequence parameters and a preset; wherein, the preset corresponding relationship is a data relationship between at least one sequence parameter and the preamble sequence; the sequence parameters can include parameters such as the sequence length of the first preamble sequence and the index value of the first preamble sequence.

[0063] As an example, taking the sequence length N as 64, in the actual implementation scenario, the index value β is relatively prime to the sequence length N. Therefore, the index value β can take the value of N - 1, that is, β is 63; the data relationship between the sequence parameters and the first preamble sequence can be:

[0064]

[0065] wherein, Z(k) represents the first preamble sequence. In this way, the first preamble sequence can be obtained.

[0066] Step S102: Perform a frequency-domain transformation process on the first preamble sequence to determine the DC sequence element in the first preamble sequence.

[0067] In some alternative embodiments, the frequency-domain transformation process can be a Fast Fourier Transform (FFT) process.

[0068] Specifically, after obtaining the first preamble sequence, the first preamble sequence can be subjected to a fast Fourier transform to transform the first preamble sequence into the frequency domain. In this way, the spectrum of the signal corresponding to the first preamble sequence can be obtained; the spectrum is the distribution curve of the signal frequency, that is, the relationship between the signal frequency and the amplitude.

[0069] After obtaining the spectrum, the DC sequence element in the first preamble sequence can be determined based on the spectrum. Among them, the DC sequence element is a sequence element with a frequency of zero. Therefore, in the embodiments of the present application, a sequence element with a frequency of zero can be determined in the spectrum, and this sequence element is the DC sequence element.

[0070] Step S103: Modify the amplitude of the DC sequence element to a target amplitude to obtain a second preamble sequence.

[0071] When there is a DC sequence element in the first preamble sequence, if the first preamble sequence is used as a short training sequence for DC estimation, the estimated DC is usually of low accuracy. Here, the short training sequence (STF) is a part of the preamble, which is usually used for frame detection, automatic gain control (AGC), coarse frequency synchronization, coarse time synchronization, etc. in a wireless local area network communication system.

[0072] In the embodiments of the present application, the DC sequence element in the first preamble sequence can be removed by modifying the amplitude of the DC sequence element to a target amplitude, so as to obtain a second preamble sequence.

[0073] Optionally, in the embodiments of the present application, the target amplitude can be zero, that is, the amplitude of the DC sequence element is set to zero; in this way, the DC sequence element can be removed, so that the accuracy of DC estimation can be improved during DC estimation; and after removing the DC sequence element, the spectrum does not fill the entire bandwidth, and a guard interval is reserved at the bandwidth edge, thereby reducing interference to adjacent frequency bands.

[0074] Step S104: Perform a time-domain transformation process on the second preamble sequence to obtain a target preamble sequence.

[0075] After obtaining the second preamble sequence, the second preamble sequence can be subjected to a time-domain transformation process to obtain a target preamble sequence.

[0076] In some alternative embodiments, the time-domain transformation process may include an inverse fast Fourier transform (IFFT).

[0077] In addition, after performing the inverse fast Fourier transform on the second preamble sequence, power normalization processing can also be performed on the second preamble sequence after the inverse transform to ensure that the power of the sequence remains unchanged before and after the transform.

[0078] In the embodiment of the present application, by obtaining a first preamble sequence, performing frequency-domain transformation processing on the first preamble sequence, determining the DC sequence element in the first preamble sequence, modifying the amplitude of the DC sequence element to a target amplitude to obtain a second preamble sequence, and performing time-domain transformation processing on the second preamble sequence to obtain a target preamble sequence. That is to say, by modifying the amplitude of the DC sequence element to the target amplitude, the DC sequence element in the original first preamble sequence can be removed. In this way, the obtained preamble sequence has no DC component. When performing DC estimation based on this preamble sequence, the accuracy of DC estimation can be improved.

[0079] In an embodiment of the present application, the obtaining of the first preamble sequence includes:

[0080] Determining the sequence parameters of the first preamble sequence; the sequence parameters at least include: the sequence length of the first preamble sequence, and the index value of the first preamble sequence;

[0081] Generating the first preamble sequence according to the sequence parameters and a preset correspondence; the preset correspondence is a data relationship between at least one sequence parameter and a preamble sequence.

[0082] Specifically, in the embodiment of the present application, the first preamble sequence can be a ZC sequence. The ZC sequence can be determined according to the sequence parameters and the preset correspondence; wherein, the preset correspondence is a data relationship between at least one sequence parameter and a preamble sequence.

[0083] As an example, taking the sequence length N as 64, in the actual implementation scenario, the index value β is relatively prime to the sequence length N. Therefore, the index value β can take the value of N - 1, that is, β is 63; the data relationship between the sequence parameters and the first preamble sequence can be:

[0084]

[0085] where Z(k) represents the first preamble sequence. In this way, the first preamble sequence can be obtained.

[0086] Combined Figure 2a and Figure 2b shown, Figure 2a and Figure 2b are the time-domain diagrams of the generated ZC sequence. Among them, Figure 2a is the time-domain diagram of the real part of the ZC sequence, Figure 2b is the time-domain diagram of the imaginary part of the ZC sequence.

[0087] In one embodiment of the present application, the frequency-domain transformation process of the first preamble sequence to determine the DC sequence element in the first preamble sequence includes:

[0088] Performing a fast Fourier transform on the first preamble sequence to obtain the spectrum of the signal corresponding to the first preamble sequence; wherein, the spectrum includes the relationship between frequency and amplitude;

[0089] Determining the sequence element with a frequency of zero in the spectrum as the DC sequence element.

[0090] Specifically, after obtaining the first preamble sequence, a fast Fourier transform can be performed on the first preamble sequence to convert the first preamble sequence to the frequency domain. In this way, the spectrum of the signal corresponding to the first preamble sequence can be obtained; the spectrum is the distribution curve of the frequency of the signal, that is, the relationship between the frequency and amplitude of the signal.

[0091] Combined with Figure 3 as shown, Figure 3 is the frequency-domain diagram of the ZC sequence after fast Fourier transform, that is, the spectrum of the ZC sequence. In this spectrum, it can be determined that the sequence element with a frequency of zero in the spectrum is the DC sequence element.

[0092] In one embodiment of the present application, the DC sequence element in the first preamble sequence can be removed by setting the amplitude of the DC sequence element to zero. In addition, after modifying the amplitude of the DC sequence element to the target amplitude, the amplitudes of a preset number of sequence elements generated before and / or after the DC sequence element can also be set to zero to obtain the second preamble sequence.

[0093] For example, the amplitudes of the sequence elements at 4 sub-carrier positions to the left of the DC sequence element and the sequence elements at 3 sub-carrier positions to the right of the DC sequence element can be set to zero. In this way, after setting the amplitudes of the above sequence elements to zero, the spectrum of the obtained second preamble sequence does not fill the entire bandwidth, and there is a guard interval at the bandwidth edge, thereby reducing the interference to adjacent frequency bands.

[0094] Combined with Figure 4a and Figure 4b as shown, Figure 4a and Figure 4b are the time-domain diagrams of the generated second preamble sequence. Among them, Figure 4a is the time-domain diagram of the real part of the second preamble sequence, Figure 4b is the time-domain diagram of the imaginary part of the second preamble sequence.

[0095] In one embodiment of the present application, the time-domain transformation process of the second preamble sequence to obtain the target preamble sequence includes:

[0096] Perform an inverse fast Fourier transform (IFFT) process and a power normalization process on the second preamble sequence to obtain a target preamble sequence.

[0097] Specifically, after obtaining the second preamble sequence, an inverse fast Fourier transform process can be performed on the second preamble sequence to transform the second preamble sequence into the time domain. In addition, after performing the inverse fast Fourier transform on the second preamble sequence, a power normalization process can be further performed on the second preamble sequence after the inverse transform to ensure that the power of the sequence before and after the transform remains unchanged.

[0098] Combined with Figure 5 as shown, Figure 5 is the frequency domain graph of the target preamble sequence, that is, the spectrum of the target preamble sequence.

[0099] In the embodiments of the present application, by obtaining a first preamble sequence, performing a frequency domain transform process on the first preamble sequence, determining the DC sequence element in the first preamble sequence, modifying the amplitude of the DC sequence element to a target amplitude to obtain a second preamble sequence, and performing a time domain transform process on the second preamble sequence to obtain a target preamble sequence. That is to say, by modifying the amplitude of the DC sequence element to the target amplitude, the DC sequence element in the original first preamble sequence can be removed. In this way, the obtained preamble sequence has no DC component. When performing DC estimation based on this preamble sequence, the accuracy of DC estimation can be improved. In addition, after setting the amplitudes of a preset number of sequence elements generated before and / or after the DC sequence element to zero, the spectrum of the obtained preamble sequence does not fill the entire bandwidth, and there is a guard interval at the bandwidth edge, thereby reducing interference to adjacent frequency bands.

[0100] Combined with Figure 6 , the overall process of the sequence generation method in the embodiments of the present application will be described:

[0101] First, determine the sequence length and index value of the ZC sequence; then generate a time domain ZC sequence (the ZC sequence is Z(k)) according to the data relationship Perform a fast Fourier transform on the time domain ZC sequence to obtain a frequency domain ZC sequence; set the subcarriers at the position of the DC sequence element and the adjacent subcarriers (for example, the 4 subcarriers on the left and the 3 subcarriers on the right) to 0, that is, set the amplitude of the DC sequence element to 0, and set the amplitudes of the sequence elements at the positions of the four subcarriers on the left of the DC sequence element and the three subcarriers on the right of the DC sequence element to zero; then perform an inverse fast Fourier transform process and a power normalization process on the processed sequence to obtain a new ZC sequence.

[0102] The embodiments of the present application provide a sequence generation device, as Figure 7As shown, the sequence generation device 70 may include: an acquisition module 701, a frequency-domain transformation module 702, a modification module 703, and a time-domain transformation module 704, where

[0103] The acquisition module 701 is configured to acquire a first preamble sequence;

[0104] The frequency-domain transformation module 702 is configured to perform a frequency-domain transformation process on the first preamble sequence to determine a direct-current sequence element in the first preamble sequence;

[0105] The modification module 703 is configured to modify the amplitude of the direct-current sequence element to a target amplitude to obtain a second preamble sequence;

[0106] The time-domain transformation module 704 is configured to perform a time-domain transformation process on the second preamble sequence to obtain a target preamble sequence.

[0107] In an embodiment of the present application, the acquisition module is specifically configured to determine sequence parameters of the first preamble sequence; the sequence parameters at least include: the sequence length of the first preamble sequence, and the index value of the first preamble sequence;

[0108] Generate the first preamble sequence according to the sequence parameters and a preset correspondence relationship; the preset correspondence relationship is a data relationship between at least one sequence parameter and a preamble sequence.

[0109] In an embodiment of the present application, the first preamble sequence includes a Zadoff-Chu sequence.

[0110] In an embodiment of the present application, the preset correspondence relationship is:

[0111]

[0112] where Z(k) represents the first preamble sequence; N represents the sequence length of the first preamble sequence; β represents the index value of the first preamble sequence.

[0113] In an embodiment of the present application, the frequency-domain transformation module is specifically configured to perform a fast Fourier transform on the first preamble sequence to obtain the spectrum of the signal corresponding to the first preamble sequence; where the spectrum includes the relationship between frequency and amplitude;

[0114] Determine that the sequence element with a frequency of zero in the spectrum is the direct-current sequence element.

[0115] In an embodiment of the present application, the target amplitude is zero.

[0116] In an embodiment of the present application, the device further includes a setting module, configured to, after modifying the amplitude of the direct-current sequence element to the target amplitude,

[0117] Set the amplitudes of a preset number of sequence elements adjacent to the DC sequence element to zero.

[0118] In an embodiment of the present application, the time-domain transformation module is specifically configured to perform an inverse fast Fourier transform process and a power normalization process on the second preamble sequence to obtain a target preamble sequence.

[0119] The device according to the embodiment of the present application can execute the method provided by the embodiment of the present application, and the implementation principle is similar. The actions performed by each module in the device according to the embodiments of the present application correspond to the steps in the methods according to the embodiments of the present application. For the detailed function descriptions of each module of the device, reference can specifically be made to the descriptions in the corresponding methods shown above, and details are not described herein again.

[0120] In the embodiment of the present application, by obtaining a first preamble sequence, performing a frequency-domain transformation process on the first preamble sequence, determining the DC sequence element in the first preamble sequence, modifying the amplitude of the DC sequence element to a target amplitude to obtain a second preamble sequence, and performing a time-domain transformation process on the second preamble sequence to obtain a target preamble sequence. That is to say, by modifying the amplitude of the DC sequence element to the target amplitude, the DC sequence element in the original first preamble sequence can be removed. In this way, the obtained preamble sequence has no DC component. When performing DC estimation based on this preamble sequence, the accuracy of DC estimation can be improved. In addition, after setting the amplitudes of a preset number of sequence elements generated before and / or after the DC sequence element to zero, the spectrum of the obtained preamble sequence does not fill the entire bandwidth, and there is a guard interval at the bandwidth edge, thereby reducing interference to adjacent frequency bands.

[0121] In an embodiment of the present application, an electronic device is provided. The electronic device includes: a memory and a processor; at least one program stored in the memory, which, when executed by the processor, can achieve, compared with the prior art: in the embodiment of the present application, by obtaining a first preamble sequence, performing frequency-domain transformation processing on the first preamble sequence, determining a direct-current sequence element in the first preamble sequence, modifying the amplitude of the direct-current sequence element to a target amplitude to obtain a second preamble sequence, and performing time-domain transformation processing on the second preamble sequence to obtain a target preamble sequence. That is to say, by modifying the amplitude of the direct-current sequence element to the target amplitude, the direct-current sequence element in the original first preamble sequence can be removed. In this way, the obtained preamble sequence has no direct-current component. When performing direct-current estimation based on this preamble sequence, the accuracy of direct-current estimation can be improved. In addition, after setting the amplitudes of a preset number of sequence elements generated before and / or after the direct-current sequence element to zero, the spectrum of the obtained preamble sequence does not cover the entire bandwidth, and there is a guard interval at the bandwidth edge, thereby reducing interference to adjacent frequency bands. In an alternative embodiment, an electronic device is provided, as Figure 8 shown Figure 8 The electronic device 8000 shown in the figure includes: a processor 8001 and a memory 8003. Among them, the processor 8001 and the memory 8003 are connected, such as through a bus 8002. Optionally, the electronic device 8000 may further include a transceiver 8004, and the transceiver 8004 can be used for data interaction between this electronic device and other electronic devices, such as data sending and / or data receiving, etc. It should be noted that in practical applications, the transceiver 8004 is not limited to one, and the structure of the electronic device 8000 does not constitute a limitation to the embodiment of the present application.

[0122] The processor 8001 may be a CPU (Central Processing Unit, central processor), a general-purpose processor, a DSP (Digital Signal Processor, data signal processor), an ASIC (Application Specific Integrated Circuit, application-specific integrated circuit), an FPGA (Field Programmable Gate Array, field programmable gate array), or other programmable logic devices, transistor logic devices, hardware components, or any combination thereof. It can implement or execute various exemplary logic blocks, modules, and circuits described in connection with the disclosure of the present application. The processor 4001 may also be a combination for implementing computing functions, such as a combination including one or more microprocessors, a combination of a DSP and a microprocessor, etc.

[0123] The bus 8002 may include a path for transmitting information between the above components. The bus 8002 can be a PCI (Peripheral Component Interconnect) bus, an EISA (Extended Industry Standard Architecture) bus, or the like. The bus 8002 can be divided into an address bus, a data bus, a control bus, etc. For ease of representation, Figure 8 only a thick line is used in Figure 8 , but it does not mean that there is only one bus or one type of bus.

[0124] The memory 8003 can be a ROM (Read Only Memory) or other type of static storage device that can store static information and instructions, a RAM (Random Access Memory) or other type of dynamic storage device that can store information and instructions, or it can also be an EEPROM (Electrically Erasable Programmable Read Only Memory), a CD-ROM (Compact Disc Read Only Memory), or other optical disc storage, optical disc storage (including compact discs, laser discs, optical discs, digital versatile discs, Blu-ray discs, etc.), magnetic disk storage media, or other magnetic storage devices, or any other medium that can be used to carry or store the desired program code in the form of instructions or data structures and can be accessed by a computer, but is not limited thereto.

[0125] The memory 8003 is used to store the application program code (computer program) for implementing the solution of this application, and is controlled by the processor 8001 to execute. The processor 8001 is used to execute the application program code stored in the memory 8003 to implement the content shown in the foregoing method embodiments.

[0126] Among them, the electronic device includes but is not limited to: mobile phones, laptop computers, multimedia players, desktop computers, etc.

[0127] The embodiments of this application provide a computer-readable storage medium on which a computer program is stored. When it runs on a computer, it enables the computer to execute the corresponding content in the foregoing method embodiments.

[0128] In the embodiments of the present application, by obtaining a first preamble sequence, performing a frequency-domain transformation process on the first preamble sequence, determining a direct-current sequence element in the first preamble sequence, modifying the amplitude of the direct-current sequence element to a target amplitude to obtain a second preamble sequence, and performing a time-domain transformation process on the second preamble sequence, a target preamble sequence is obtained. That is to say, by modifying the amplitude of the direct-current sequence element to the target amplitude, the direct-current sequence element in the original first preamble sequence can be removed. In this way, the obtained preamble sequence has no direct-current component. When performing direct-current estimation based on this preamble sequence, the accuracy of direct-current estimation can be improved. In addition, after setting the amplitudes of a preset number of sequence elements generated before and / or after the direct-current sequence element to zero, the spectrum of the obtained preamble sequence does not cover the entire bandwidth, and there is a guard interval at the bandwidth edge, thereby reducing interference to adjacent frequency bands.

[0129] In the description and claims of the present application and the above-mentioned drawings, the terms "first", "second", "third", "fourth", "1", "2", etc. (if any) are used to distinguish similar objects and do not necessarily describe a specific order or sequence. It should be understood that such data can be interchanged under appropriate circumstances so that the embodiments of the present application described herein can be implemented in an order other than that shown or described in words.

[0130] It should be understood that although the flowchart of the embodiments of the present application indicates each operation step by an arrow, the execution order of these steps is not limited to the order indicated by the arrow. Unless otherwise clearly stated in this document, in some implementation scenarios of the embodiments of the present application, the implementation steps in each flowchart can be executed in other orders according to requirements. In addition, some or all of the steps in each flowchart may include multiple sub-steps or multiple stages based on the actual implementation scenario. Some or all of these sub-steps or stages can be executed at the same time, and each sub-step or stage of these sub-steps or stages can also be executed at different times. In the scenario where the execution times are different, the execution order of these sub-steps or stages can be flexibly configured according to requirements, and the embodiments of the present application do not limit this.

[0131] The above are only optional implementation manners of some implementation scenarios of the present application. It should be noted that for those of ordinary skill in the art, without departing from the technical concept of the solution of the present application, other similar implementation means based on the technical idea of the present application also belong to the protection scope of the embodiments of the present application.

Claims

1. A sequence generation method, characterized in that, Including: Obtain a first preamble sequence; Perform a fast Fourier transform on the first preamble sequence to obtain the spectrum of the signal corresponding to the first preamble sequence, and determine that the sequence element with a frequency of zero in the spectrum is a DC sequence element; wherein, the spectrum includes the relationship between frequency and amplitude; Modify the amplitude of the DC sequence element to a target amplitude, and set the amplitudes of the sequence elements of the four subcarriers to the left of the DC sequence element and the sequence elements of the three subcarriers to the right of the DC sequence element to zero, to obtain a second preamble sequence, wherein the spectrum of the second preamble sequence does not cover the entire bandwidth, and there is a guard interval at the bandwidth edge; Perform a time-domain transformation process on the second preamble sequence to obtain a target preamble sequence.

2. The sequence generation method according to claim 1, wherein The obtaining of the first preamble sequence includes: Determine the sequence parameters of the first preamble sequence; the sequence parameters at least include: the sequence length of the first preamble sequence, and the index value of the first preamble sequence; Generate the first preamble sequence according to the sequence parameters and a preset corresponding relationship; the preset corresponding relationship is a data relationship between at least one sequence parameter and a preamble sequence.

3. The sequence generation method according to claim 2, characterized in that The first preamble sequence includes a Zadoff-Chu sequence.

4. The sequence generation method according to claim 2, wherein The preset corresponding relationship is: Among them, represents the first leading sequence; represents the sequence length of the first leading sequence; represents the index value of the first leading sequence.

5. The sequence generation method according to claim 3, characterized in that, The target amplitude is zero.

6. The sequence generation method according to claim 1, wherein The performing of the time-domain transformation process on the second preamble sequence to obtain a target preamble sequence includes: Perform an inverse fast Fourier transform process and a power normalization process on the second preamble sequence to obtain a target preamble sequence.

7. A sequence generation device, characterized in that, Including: An obtaining module, configured to obtain a first preamble sequence; A frequency-domain transformation module, configured to perform a fast Fourier transform on the first preamble sequence to obtain the spectrum of the signal corresponding to the first preamble sequence, and determine that the sequence element with a frequency of zero in the spectrum is a DC sequence element; wherein, the spectrum includes the relationship between frequency and amplitude; A modification module, configured to modify the amplitude of the DC sequence element to a target amplitude, and set the amplitudes of the sequence elements of the four subcarriers to the left of the DC sequence element and the sequence elements of the three subcarriers to the right of the DC sequence element to zero, to obtain a second preamble sequence, wherein the spectrum of the second preamble sequence does not cover the entire bandwidth, and there is a guard interval at the bandwidth edge; A time-domain transformation module, configured to perform a time-domain transformation process on the second preamble sequence to obtain a target preamble sequence.

8. An electronic device, characterized in that, The electronic device includes: One or more processors; A memory; One or more applications, wherein the one or more applications are stored in the memory and are configured to be executed by the one or more processors, and the one or more applications are configured to: execute the sequence generation method according to any one of claims 1 to 6.

9. A computer-readable storage medium having a computer program stored thereon, characterized in that, When the computer program is executed by a processor, it implements the sequence generation method according to any one of claims 1 to 6.

Citation Information

Patent Citations

  • Periodic preamble sequence generation method based on ZC (Zadoff-Chu) sequences

    CN106230543A