Array substrate and display device

By setting alternating scan lines and data lines on the array substrate, single-point reversal of the data signal is achieved by switching once per frame, which solves the loading and driving power consumption problems of existing LCD displays and improves display effect and power efficiency.

CN118655729BActive Publication Date: 2026-03-24KUSN INFOVISION OPTOELECTRONICS
View PDF 2 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Filing Date
2024-06-05
Publication Date
2026-03-24

AI Technical Summary

Technical Problem

Existing dual-gate LCD displays suffer from high loading and high power consumption due to single-point inversion drive issues.

Method used

Multiple repeating units are set on the array substrate. Each repeating unit includes two rows and three columns of pixel units. By connecting the scan lines and data lines in an alternating manner, the data signal is switched once per frame, thus avoiding the use of 'Z' shaped routing for the data lines.

Benefits of technology

This achieves improved display quality while reducing driving power consumption and increasing aperture ratio, thus avoiding loading issues for data signals and touch signals.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN118655729B_ABST
    Figure CN118655729B_ABST
Patent Text Reader

Abstract

An array substrate and a display device, the array substrate is provided with a plurality of repeating units, each repeating unit includes two rows and three columns of pixel units; the upper and lower sides of each row of pixel units are correspondingly provided with a first scan line and a second scan line, and the first scan line and the second scan line are arranged between adjacent two rows of pixel units; the left and right sides of each column of repeating units are correspondingly provided with a first data line and a second data line, and the first data line and the second data line are arranged between adjacent two columns of repeating units; in each repeating unit, the pixel units in the first column and the third column in one row are electrically connected with the first data line, and the pixel units in the second column are electrically connected with the second data line; the pixel units in the first column and the third column in the other row are electrically connected with the second data line, and the pixel units in the second column are electrically connected with the first data line. The data signal on the data line only needs to be switched once every frame, so that single-point inversion can be realized, the display quality is improved, and the driving power consumption is reduced.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] This invention relates to the field of display technology, and in particular to an array substrate and a display device. Background Technology

[0002] With the development of science and technology, LCD (Liquid Crystal Display) monitors have replaced bulky CRT monitors and are increasingly integrated into people's daily lives. In particular, LCD monitors have developed rapidly in recent years due to their small size, light weight, thinness, low power consumption, and no radiation. They occupy a dominant position in the current flat panel display market and are widely used in products of various sizes, covering almost all major electronic products in today's information society, such as LCD TVs, computers, mobile phones, PDAs, GPS, automotive displays, projection displays, cameras, digital cameras, electronic watches, calculators, electronic instruments, meters, public displays, and virtual displays.

[0003] During image display, each liquid crystal pixel in an LCD flat panel display is driven by a thin-film transistor (TFT) integrated in a TFT thin-film transistor array substrate, and together with peripheral driving circuitry, the image is displayed. Dual-gate LCD architecture is a commonly used architecture because it reduces the number of data lines and increases the aperture ratio.

[0004] Figure 1 This is a schematic diagram of the waveforms of the scan signal and data signal during double-point inversion in existing technology 1; Figure 2 It corresponds to existing technology 1 Figure 1 A schematic diagram of the polarity of the array substrate during dual-point reversal; Figure 3 This is a schematic diagram corresponding to the R / G / B pixel arrangement structure in existing technology one. For example... Figures 1 to 3 As shown, for LCD products with a dual-gate architecture in the prior art, when the two-dot inversion occurs, the data signal needs to be inverted once every two scan lines. However, the switching frequency of the data signal is too fast, the driving power consumption is large, and the display quality of the two-dot inversion is poor. Figure 4 This is a waveform diagram of the scan signal and data signal during single-point inversion in existing technology 1; Figure 5 It corresponds to existing technology 1 Figure 4 A schematic diagram of the polarity of the array substrate during single-point reversal. (See diagram below.) Figure 4 and Figure 5 As shown, in the existing technology, when performing single-point reversal, the data signal needs to be reversed once for each scan line. Although it can achieve a single-point reversal effect with good image quality, the data signal switching frequency is faster and the driving power consumption is greater.

[0005] Figure 6 This is a schematic diagram of the waveforms of the scanning signal and the data signal during double-point inversion in the prior art 2; Figure 7 It corresponds to existing technology two Figure 6 A schematic diagram of the polarity of the array substrate during dual-point reversal; Figure 8 This is a schematic diagram corresponding to the R / G / B pixel arrangement structure in existing technology two. For example... Figures 6 to 8 As shown, in order to reduce the driving power consumption during dual-point inversion, the existing technology 2 adopts another dual-gate architecture LCD product with "Z"-shaped routing for the data lines. During dual-point inversion, the data signal only needs to switch once per frame. Although this can save power consumption, the "Z"-shaped routing increases the routing length and parasitic capacitance, resulting in a larger data signal loading delay. This architecture has more invalid pixels at the edges and a larger bezel. Moreover, for in-cell touch LCD products, it will also increase the loading delay of the touch signal. Figure 9 This is a schematic diagram of the waveforms of the scanning signal and the data signal during single-point inversion in the prior art 2; Figure 10 It corresponds to existing technology two Figure 9 A schematic diagram of the polarity of the array substrate during single-point reversal. (See diagram below.) Figure 9 and Figure 10 As shown, in order to achieve better single-point reversal, the data signal also needs to be reversed once for each scan line. Although it can achieve a better single-point reversal effect, the switching frequency of the data signal is too fast, and the driving power consumption will also increase. Summary of the Invention

[0006] In order to overcome the shortcomings and deficiencies of the prior art, the present invention aims to provide an array substrate and a display device to solve the problems of large loading of the dual-gate architecture and large power consumption of single-point inversion drive in the prior art.

[0007] The objective of this invention is achieved through the following technical solution:

[0008] The present invention provides an array substrate, wherein the array substrate is provided with multiple scan lines, multiple data lines, multiple pixel units arranged in an array and multiple repeating units, each repeating unit comprising two rows and three columns of the pixel units;

[0009] The two adjacent scan lines are the first scan line and the second scan line, which are arranged alternately in the column direction. The first scan line and the second scan line are provided on the upper and lower sides of each row of pixel units, and the first scan line and the second scan line are provided between adjacent rows of pixel units.

[0010] The two adjacent data lines are the first data line and the second data line, which are arranged alternately in the row direction. The first data line and the second data line are provided on the left and right sides of each column of repeating units, and the first data line and the second data line are provided between adjacent columns of repeating units.

[0011] In each of the repeating units, the pixel units in the first and third columns of one row are electrically connected to the first data line, and the pixel units in the second column are electrically connected to the second data line; in the other row, the pixel units in the first and third columns are electrically connected to the second data line, and the pixel units in the second column are electrically connected to the first data line.

[0012] Furthermore, the repeating unit is a first repeating unit. In each first repeating unit, the pixel units in the first and third columns of the first row are electrically connected to the first data line, and the pixel units in the second column are electrically connected to the second data line; the pixel units in the first and third columns of the second row are electrically connected to the second data line, and the pixel units in the second column are electrically connected to the first data line.

[0013] Furthermore, the repeating unit is a second repeating unit. In each second repeating unit, the pixel units in the first and third columns of the first row are electrically connected to the second data line, and the pixel units in the second column are electrically connected to the first data line; the pixel units in the first and third columns of the second row are electrically connected to the first data line, and the pixel units in the second column are electrically connected to the second data line.

[0014] Furthermore, the repeating unit includes a first repeating unit and a second repeating unit;

[0015] In each of the first repeating units, the pixel units in the first and third columns of the first row are electrically connected to the first data line, and the pixel units in the second column are electrically connected to the second data line; the pixel units in the first and third columns of the second row are electrically connected to the second data line, and the pixel units in the second column are electrically connected to the first data line.

[0016] In each of the second repeating units, the pixel units in the first and third columns of the first row are electrically connected to the second data line, and the pixel units in the second column are electrically connected to the first data line; the pixel units in the first and third columns of the second row are electrically connected to the first data line, and the pixel units in the second column are electrically connected to the second data line.

[0017] Furthermore, a column of the first repeating unit and a column of the second repeating unit are arranged alternately in the row direction.

[0018] Furthermore, in each of the repeating units, the pixel units in the first and third columns of a row are electrically connected to the first data line, and the pixel units in the second column are electrically connected to the second data line.

[0019] In this row, the pixel units in the first and second columns are electrically connected to the first scan line, and the pixel units in the third column are electrically connected to the second scan line; or, in this row, the pixel units in the first and second columns are electrically connected to the second scan line, and the pixel units in the third column are electrically connected to the first scan line.

[0020] Furthermore, in each of the repeating units, the pixel units in the first and third columns of a row are electrically connected to the second data line, and the pixel units in the second column are electrically connected to the first data line.

[0021] In this row, the pixel units in the second and third columns are electrically connected to the first scan line, and the pixel units in the first column are electrically connected to the second scan line; or, in this row, the pixel units in the second and third columns are electrically connected to the second scan line, and the pixel units in the first column are electrically connected to the first scan line.

[0022] Furthermore, the array substrate is provided with multiple touch traces and multiple touch electrode blocks. The touch traces and the data lines are arranged alternately in parallel. Each touch electrode block is electrically connected to the corresponding touch trace, and any two touch electrode blocks are respectively connected to different touch traces.

[0023] Furthermore, the plurality of pixel units have red sub-pixels, green sub-pixels and blue sub-pixels, and a column of red sub-pixels, a column of green sub-pixels and a column of blue sub-pixels are arranged periodically in the row direction.

[0024] This application also provides a display device, including a color filter substrate and an array substrate as described above. The color filter substrate and the array substrate are disposed opposite to each other, and a liquid crystal layer is disposed between the color filter substrate and the array substrate. An upper polarizer is disposed on the color filter substrate, and a lower polarizer is disposed on the array substrate. The light transmission axes of the upper polarizer and the lower polarizer are perpendicular to each other.

[0025] The beneficial effects of this invention are as follows: Multiple repeating units are provided on the array substrate, each repeating unit comprising two rows and three columns of pixel units; each row of pixel units has a first scan line and a second scan line corresponding to its upper and lower sides, and adjacent rows of pixel units are connected by a first scan line and a second scan line; each column of repeating units has a first data line and a second data line corresponding to its left and right sides, and adjacent columns of repeating units are connected by a first data line and a second data line; in each repeating unit, the pixel units in the first and third columns of one row are electrically connected to the first data line, and the pixel units in the second column are electrically connected to the second data line; in another row, the pixel units in the first and third columns are electrically connected to the second data line, and the pixel units in the second column are electrically connected to the first data line. This pixel architecture in this application allows for single-point inversion of the data signal on the data line, requiring only one switch per frame, thus improving display quality while reducing driving power consumption; moreover, the data line does not need to use a "Z"-shaped routing, which not only improves the aperture ratio but also avoids the problem of large data signal loading. Attached Figure Description

[0026] Figure 1 This is a schematic diagram of the waveforms of the scan signal and data signal during double-point inversion in existing technology 1;

[0027] Figure 2 It corresponds to existing technology 1 Figure 1 A schematic diagram of the polarity of the array substrate during dual-point reversal;

[0028] Figure 3 This is a schematic diagram of the arrangement structure of R / G / B pixels corresponding to the existing technology.

[0029] Figure 4 This is a waveform diagram of the scan signal and data signal during single-point inversion in existing technology 1;

[0030] Figure 5 It corresponds to existing technology 1 Figure 4 A schematic diagram of the polarity of the array substrate during single-point reversal;

[0031] Figure 6 This is a schematic diagram of the waveforms of the scanning signal and the data signal during double-point inversion in the prior art 2;

[0032] Figure 7 It corresponds to existing technology two Figure 6 A schematic diagram of the polarity of the array substrate during dual-point reversal;

[0033] Figure 8 This is a schematic diagram of the arrangement structure of R / G / B pixels corresponding to the existing technology 2;

[0034] Figure 9This is a schematic diagram of the waveforms of the scanning signal and the data signal during single-point inversion in the prior art 2;

[0035] Figure 10 It corresponds to existing technology two Figure 9 A schematic diagram of the polarity of the array substrate during single-point reversal;

[0036] Figure 11 This is a schematic diagram of the polarity of the array substrate during single-point reversal in Embodiment 1 of the present invention;

[0037] Figure 12 This is a schematic diagram of the arrangement structure of R / G / B pixels in Embodiment 1 of the present invention;

[0038] Figure 13 This is a schematic diagram of the data signal waveform during single-point reversal in Embodiment 1 of the present invention;

[0039] Figure 14 This is a schematic diagram of the polarity of the array substrate during single-point reversal in Embodiment 2 of the present invention;

[0040] Figure 15 This is a schematic diagram of the planar structure of the touch traces and touch electrode block in Embodiment 2 of the present invention;

[0041] Figure 16 This is a schematic diagram of the polarity of the array substrate during single-point reversal in Embodiment 3 of the present invention;

[0042] Figure 17 This is a schematic diagram of the data signal waveform during single-point inversion in Embodiment 3 of the present invention;

[0043] Figure 18 This is a schematic diagram of the polarity of the array substrate during single-point reversal in Embodiment 4 of the present invention;

[0044] Figure 19 This is a schematic diagram of the display device in the black state in this invention;

[0045] Figure 20 This is a schematic diagram of the display device in the white state in this invention. Detailed Implementation

[0046] To further illustrate the technical means and effects adopted by the present invention to achieve the intended purpose, the specific implementation methods, structures, features, and effects of the array substrate and display device proposed according to the present invention are described in detail below with reference to the accompanying drawings and preferred embodiments:

[0047] [Example 1]

[0048] Figure 11 This is a schematic diagram of the polarity of the array substrate during single-point reversal in Embodiment 1 of the present invention. Figure 11As shown in Embodiment 1 of the present invention, an array substrate is provided, which has multiple scan lines, multiple data lines, multiple pixel units P arranged in an array, and multiple repeating units. Each repeating unit includes two rows and three columns of pixel units P, i.e., six pixel units P.

[0049] Two adjacent scan lines are designated as first scan line 11 and second scan line 12. First scan line 11 and second scan line 12 are arranged alternately in the column direction. Each row of pixel units P has first scan line 11 and second scan line 12 corresponding to its upper and lower sides, and adjacent rows of pixel units P are connected by first scan line 11 and second scan line 12. In this embodiment, the first scan line 11 corresponding to each row of pixel units P is located above that row, and the second scan line 12 corresponding to each row is located below that row. Each pixel unit P in each row is electrically connected to its corresponding first scan line 11 and second scan line 12, with one scan line per pixel unit P. For example, the (2N-1)th scan line is the first scan line 11, and the 2Nth scan line is the second scan line 12, where N is an integer greater than or equal to 1. Of course, in other embodiments, the first scan line 11 corresponding to each row of pixel units P may also be located below that row, and the second scan line 12 corresponding to each row may be located above that row.

[0050] Two adjacent data lines are designated as first data line 21 and second data line 22. The first data line 21 and second data line 22 are arranged alternately in the row direction. Each column of repeating units has a first data line 21 and a second data line 22 on both its left and right sides. Adjacent columns of repeating units also have a first data line 21 and a second data line 22 between them. Within the same repeating unit, no data line is needed between adjacent pixel units P. In this embodiment, the first data line 21 corresponding to each column of repeating units is located on the left side of that column, and the second data line 22 corresponding to each column is located on the right side of that column. Each pixel unit P in each column of repeating units is electrically connected to its corresponding first data line 21 and second data line 22, with one data line per pixel unit P. For example, the 2N-1th data line is the first data line 21, and the 2Nth data line is the second data line 22, where N is an integer greater than or equal to 1. Of course, in other embodiments, the first data line 21 corresponding to each column of repeating units may also be located on the right side of that column, and the second data line 22 corresponding to each column may be located on the left side of that column. In order to enable different pixel units P to be controlled independently, no two pixel units P can be connected to the same scan line or the same data line.

[0051] In each repeating unit, the pixel units P in the first and third columns of one row are electrically connected to the first data line 21, and the pixel units P in the second column are electrically connected to the second data line 22; in the other row, the pixel units P in the first and third columns are electrically connected to the second data line 22, and the pixel units P in the second column are electrically connected to the first data line 21.

[0052] In this embodiment, the repeating unit includes a first repeating unit C1 and a second repeating unit C2. Specifically, in each first repeating unit C1, the pixel units P in the first and third columns of the first row are electrically connected to the first data line 21, and the pixel units P in the second column are electrically connected to the second data line 22; similarly, the pixel units P in the first and third columns of the second row are electrically connected to the second data line 22, and the pixel units P in the second column are electrically connected to the first data line 21. In each second repeating unit C2, the pixel units P in the first and third columns of the first row are electrically connected to the second data line 22, and the pixel units P in the second column are electrically connected to the first data line 21; similarly, the pixel units P in the first and third columns of the second row are electrically connected to the first data line 21, and the pixel units P in the second column are electrically connected to the second data line 22.

[0053] Optionally, a column of first repeating units C1 and a column of second repeating units C2 are arranged alternately in the row direction, so that all first data lines 21 are applied with electrical signals of the same polarity at the same time, all second data lines 22 are applied with electrical signals of the same polarity at the same time, and the polarities of the first data lines 21 and the second data lines 22 are opposite at the same time.

[0054] Further, in each repeating unit, the pixel units P in the first and third columns of a row are electrically connected to the first data line 21, and the pixel units P in the second column are electrically connected to the second data line 22. In this row, the pixel units P in the first and second columns are electrically connected to the first scan line 11, and the pixel units P in the third column are electrically connected to the second scan line 12; or, in this row, the pixel units P in the first and second columns are electrically connected to the second scan line 12, and the pixel units P in the third column are electrically connected to the first scan line 11. In this embodiment, in the first row of each first repeating unit C1, the pixel units P in the first and third columns are electrically connected to the first data line 21, the pixel units P in the second column are electrically connected to the second data line 22, the pixel units P in the first and second columns are electrically connected to the first scan line 11, and the pixel units P in the third column are electrically connected to the second scan line 12. In the second row of each second repeating unit C2, the pixel units P in the first and third columns are electrically connected to the first data line 21, the pixel units P in the second column are electrically connected to the second data line 22, the pixel units P in the first and second columns are electrically connected to the second scan line 12, and the pixel units P in the third column are electrically connected to the first scan line 11.

[0055] Of course, in one of the other embodiments, in the first row of each first repeating unit C1, the pixel units P of the first and third columns are electrically connected to the first data line 21, the pixel units P of the second column are electrically connected to the second data line 22, and the pixel units P of the first and second columns may also be electrically connected to the second scan line 12, and the pixel units P of the third column are electrically connected to the first scan line 11. In the second row of each second repeating unit C2, the pixel units P of the first and third columns are electrically connected to the first data line 21, the pixel units P of the second column are electrically connected to the second data line 22, and the pixel units P of the first and second columns may also be electrically connected to the first scan line 11, and the pixel units P of the third column are electrically connected to the second scan line 12. In another embodiment, in the first row of each first repeating unit C1, the pixel units P in the first and third columns are electrically connected to the first data line 21, the pixel units P in the second column are electrically connected to the second data line 22, the pixel units P in the first and second columns are electrically connected to the first scan line 11, and the pixel units P in the third column are electrically connected to the second scan line 12. In the second row of each second repeating unit C2, the pixel units P in the first and third columns are electrically connected to the first data line 21, the pixel units P in the second column are electrically connected to the second data line 22, or the pixel units P in the first and second columns may both be electrically connected to the first scan line 11, and the pixel units P in the third column may be electrically connected to the second scan line 12. In another embodiment, in the first row of each first repeating unit C1, the pixel units P in the first and third columns are electrically connected to the first data line 21, the pixel units P in the second column are electrically connected to the second data line 22, and the pixel units P in the first and second columns may also be electrically connected to the second scan line 12, and the pixel units P in the third column are electrically connected to the first scan line 11. In the second row of each second repeating unit C2, the pixel units P in the first and third columns are electrically connected to the first data line 21, the pixel units P in the second column are electrically connected to the second data line 22, the pixel units P in the first and second columns are electrically connected to the second scan line 12, and the pixel units P in the third column are electrically connected to the first scan line 11.

[0056] Further, in each repeating unit, the pixel units P in the first and third columns of a row are electrically connected to the second data line 22, and the pixel units P in the second column are electrically connected to the first data line 21. In this row, the pixel units P in the second and third columns are electrically connected to the first scan line 11, and the pixel units P in the first column are electrically connected to the second scan line 12; or, in this row, the pixel units P in the second and third columns are electrically connected to the second scan line 12, and the pixel units P in the first column are electrically connected to the first scan line 11. In this embodiment, in the second row of each first repeating unit C1, the pixel units P in the first and third columns are electrically connected to the second data line 22, the pixel units P in the second column are electrically connected to the first data line 21, the pixel units P in the second and third columns are electrically connected to the first scan line 11, and the pixel units P in the first column are electrically connected to the second scan line 12. In the first row of each second repeating unit C2, the pixel units P in the first and third columns are electrically connected to the second data line 22, the pixel units P in the second column are electrically connected to the first data line 21, the pixel units P in the second and third columns are electrically connected to the second scan line 12, and the pixel units P in the first column are electrically connected to the first scan line 11.

[0057] Of course, in one of the other embodiments, in the second row of each first repeating unit C1, the pixel units P of the first and third columns are electrically connected to the second data line 22, the pixel units P of the second column are electrically connected to the first data line 21, and the pixel units P of the second and third columns may also be electrically connected to the second scan line 12, and the pixel units P of the first column are electrically connected to the first scan line 11. In the first row of each second repeating unit C2, the pixel units P of the first and third columns are electrically connected to the second data line 22, the pixel units P of the second column are electrically connected to the first data line 21, and the pixel units P of the second and third columns may also be electrically connected to the first scan line 11, and the pixel units P of the first column are electrically connected to the second scan line 12. In another embodiment, in the second row of each first repeating unit C1, the pixel units P of the first and third columns are electrically connected to the second data line 22, the pixel units P of the second column are electrically connected to the first data line 21, and the pixel units P of the second and third columns may also be electrically connected to the first scan line 11, and the pixel units P of the first column are electrically connected to the second scan line 12. In the first row of each second repeating unit C2, the pixel units P of the first and third columns are electrically connected to the second data line 22, the pixel units P of the second column are electrically connected to the first data line 21, the pixel units P of the second and third columns are electrically connected to the first scan line 11, and the pixel units P of the first column are electrically connected to the second scan line 12. In another embodiment, in the second row of each first repeating unit C1, the pixel units P of the first and third columns are electrically connected to the second data line 22, the pixel units P of the second column are electrically connected to the first data line 21, the pixel units P of the second and third columns are electrically connected to the second scan line 12, and the pixel units P of the first column are electrically connected to the first scan line 11. In the first row of each second repeating unit C2, the pixel units P of the first and third columns are electrically connected to the second data line 22, the pixel units P of the second column are electrically connected to the first data line 21, or the pixel units P of the second and third columns may be electrically connected to the second scan line 12, and the pixel units P of the first column may be electrically connected to the first scan line 11.

[0058] Furthermore, multiple thin-film transistors are disposed on the array substrate, and each pixel unit P is electrically connected to the corresponding scan line and data line through the corresponding thin-film transistor. The thin-film transistor includes a gate, an active layer, a drain, and a source. The gate and the scan line are located on the same layer and are electrically connected. The gate and the active layer are isolated by a gate insulating layer. The source is electrically connected to the data line, and the drain is electrically connected to the pixel electrode in the pixel unit P through a contact hole.

[0059] Figure 12 This is a schematic diagram of the R / G / B pixel arrangement structure in Embodiment 1 of the present invention. Figure 12As shown, multiple pixel units P have red sub-pixels R, green sub-pixels G, and blue sub-pixels B, arranged periodically in a row direction. Each repeating unit includes a column of red sub-pixels R, a column of green sub-pixels G, and a column of blue sub-pixels B. Of course, in other embodiments, the R / G / B pixels can also be arranged in other ways.

[0060] Figure 13 This is a schematic diagram of the data signal waveform during single-point inversion in Embodiment 1 of the present invention. For example... Figure 13 As shown, the driving method of the array substrate during single-point inversion in this embodiment is as follows:

[0061] A first data signal is applied to one of the first data lines 21 and the second data lines 22 corresponding to each column of repeating units, while a second data signal is applied to the other. The polarities of the first and second data signals are opposite at the same time. In this embodiment, the first data signal is applied to all first data lines 21, and the second data signal is applied to all second data lines 22. For example, the first data signal is applied to the 2N-1th data line, and the second data signal is applied to the 2Nth data line, where N is an integer greater than or equal to 1. Both the first and second data signals are inverted once per frame, thereby achieving single-point inversion, which improves display quality while reducing driving power consumption.

[0062] [Example 2]

[0063] Figure 14 This is a schematic diagram of the polarity of the array substrate during single-point reversal in Embodiment 2 of the present invention. Figure 15 This is a schematic diagram of the planar structure of the touch traces and touch electrode block in Embodiment 2 of the present invention. Figure 14 and Figure 15 As shown, the array substrate provided in Embodiment 2 of the present invention is similar to that in Embodiment 1. Figures 11 to 13 The array substrates in this embodiment are basically the same, except that in this embodiment:

[0064] The array substrate has multiple touch traces 23 and multiple touch electrode blocks 24. The touch traces 23 and data lines are arranged alternately and parallel to each other. Each touch electrode block 24 is electrically connected to a corresponding touch trace 23, and any two touch electrode blocks 24 are connected to different touch traces 23. The touch electrode blocks 24 can be common electrodes, meaning they can be used to apply both touch signals and common signals, thus achieving in-cell touch mode. The touch traces 23 and data lines can be located on the same layer and etched from the same metal film. The touch electrode blocks 24 are electrically connected to the corresponding touch traces 23 through contact holes. Since the data lines do not need to use a "Z"-shaped routing, the touch traces 23 also do not need to use a "Z"-shaped routing, which not only improves the aperture ratio but also avoids the problem of large loading of data signals and touch signals.

[0065] Those skilled in the art should understand that the remaining structures and working principles of this embodiment are the same as those of Embodiment 1, and will not be repeated here.

[0066] [Example 3]

[0067] Figure 16 This is a schematic diagram of the polarity of the array substrate during single-point reversal in Embodiment 3 of the present invention. Figure 17 This is a schematic diagram of the data signal waveform during single-point inversion in Embodiment 3 of the present invention. For example... Figure 16 and Figure 17 As shown, the array substrate provided in Embodiment 3 of the present invention and the array substrate in Embodiment 1 ( Figures 11 to 13 Example 2 Figures 14 to 15 The array substrates in this embodiment are basically the same, except that in this embodiment:

[0068] The repeating unit is the first repeating unit C1, meaning that in this embodiment, all repeating units are the first repeating unit C1. Specifically, in each first repeating unit C1, the pixel units P in the first and third columns of the first row are electrically connected to the first data line 21, and the pixel units P in the second column are electrically connected to the second data line 22; similarly, the pixel units P in the first and third columns of the second row are electrically connected to the second data line 22, and the pixel units P in the second column are electrically connected to the first data line 21.

[0069] Further, in each repeating unit, the pixel units P in the first and third columns of a row are electrically connected to the first data line 21, and the pixel units P in the second column are electrically connected to the second data line 22. In this row, the pixel units P in the first and second columns are electrically connected to the first scan line 11, and the pixel units P in the third column are electrically connected to the second scan line 12; or, in this row, the pixel units P in the first and second columns are electrically connected to the second scan line 12, and the pixel units P in the third column are electrically connected to the first scan line 11. In this embodiment, in the first row of each first repeating unit C1, the pixel units P in the first and third columns are electrically connected to the first data line 21, the pixel units P in the second column are electrically connected to the second data line 22, the pixel units P in the first and second columns are electrically connected to the first scan line 11, and the pixel units P in the third column are electrically connected to the second scan line 12. Of course, in other embodiments, in the first row of each first repeating unit C1, the pixel units P of the first column and the third column are electrically connected to the first data line 21, the pixel units P of the second column are electrically connected to the second data line 22, the pixel units P of the first column and the second column can also be electrically connected to the second scan line 12, and the pixel units P of the third column are electrically connected to the first scan line 11.

[0070] Further, in each repeating unit, the pixel units P in the first and third columns of a row are electrically connected to the second data line 22, and the pixel units P in the second column are electrically connected to the first data line 21; in this row, the pixel units P in the second and third columns are electrically connected to the first scan line 11, and the pixel units P in the first column are electrically connected to the second scan line 12; or, in this row, the pixel units P in the second and third columns are electrically connected to the second scan line 12, and the pixel units P in the first column are electrically connected to the first scan line 11. In this embodiment, in the second row of each first repeating unit C1, the pixel units P in the first and third columns are electrically connected to the second data line 22, the pixel units P in the second column are electrically connected to the first data line 21, the pixel units P in the second and third columns are electrically connected to the first scan line 11, and the pixel units P in the first column are electrically connected to the second scan line 12. Of course, in other embodiments, in the second row of each first repeating unit C1, the pixel units P of the first column and the third column are electrically connected to the second data line 22, the pixel units P of the second column are electrically connected to the first data line 21, the pixel units P of the second column and the third column can also be electrically connected to the second scan line 12, and the pixel units P of the first column are electrically connected to the first scan line 11.

[0071] like Figure 17 As shown, the driving method of the array substrate during single-point inversion in this embodiment is as follows:

[0072] A first data signal is applied to one of the first data line 21 and the second data line 22 corresponding to each column of repeating units, while a second data signal is applied to the other. The polarities of the first and second data signals are opposite at the same time. In this embodiment, the first data signal is applied to the first data line 21 in all odd-numbered repeating units and the second data line 22 in all even-numbered repeating units, and the second data signal is applied to the second data line 22 in all odd-numbered repeating units and the first data line 21 in all even-numbered repeating units. For example, the first data signal is applied to the 4N-3 and 4N data lines, and the second data signal is applied to the 4N-2 and 4N-1 data lines, where N is an integer greater than or equal to 1. Both the first and second data signals are inverted once per frame, thereby achieving single-point inversion, which improves display quality while reducing driving power consumption.

[0073] Those skilled in the art should understand that the remaining structures and working principles of this embodiment are the same as those of Embodiment 1 and Embodiment 2, and will not be repeated here.

[0074] [Example 4]

[0075] Figure 18 This is a schematic diagram of the polarity of the array substrate during single-point reversal in Embodiment 4 of the present invention. Figure 18 As shown, the array substrate provided in Embodiment 4 of the present invention and the array substrate in Embodiment 3 ( Figures 16 to 17 The array substrates in this embodiment are basically the same, except that in this embodiment:

[0076] The repeating unit is the second repeating unit C2, meaning that in this embodiment, all repeating units are the second repeating unit C2. Specifically, in each second repeating unit C2, the pixel units P in the first and third columns of the first row are electrically connected to the second data line 22, and the pixel units P in the second column are electrically connected to the first data line 21; similarly, the pixel units P in the first and third columns of the second row are electrically connected to the first data line 21, and the pixel units P in the second column are electrically connected to the second data line 22.

[0077] Further, in each repeating unit, the pixel units P in the first and third columns of a row are electrically connected to the first data line 21, and the pixel units P in the second column are electrically connected to the second data line 22. In this row, the pixel units P in the first and second columns are electrically connected to the first scan line 11, and the pixel units P in the third column are electrically connected to the second scan line 12; or, in this row, the pixel units P in the first and second columns are electrically connected to the second scan line 12, and the pixel units P in the third column are electrically connected to the first scan line 11. In this embodiment, in the second row of each second repeating unit C2, the pixel units P in the first and third columns are electrically connected to the first data line 21, the pixel units P in the second column are electrically connected to the second data line 22, the pixel units P in the first and second columns are electrically connected to the second scan line 12, and the pixel units P in the third column are electrically connected to the first scan line 11. Of course, in other embodiments, in the second row of each second repeating unit C2, the pixel units P of the first column and the third column are electrically connected to the first data line 21, the pixel units P of the second column are electrically connected to the second data line 22, the pixel units P of the first column and the second column can also be electrically connected to the first scan line 11, and the pixel units P of the third column are electrically connected to the second scan line 12.

[0078] Further, in each repeating unit, the pixel units P in the first and third columns of a row are electrically connected to the second data line 22, and the pixel units P in the second column are electrically connected to the first data line 21; in that row, the pixel units P in the second and third columns are electrically connected to the first scan line 11, and the pixel units P in the first column are electrically connected to the second scan line 12; or, in that row, the pixel units P in the second and third columns are electrically connected to the second scan line 12, and the pixel units P in the first column are electrically connected to the first scan line 11. In this embodiment, in the first row of each second repeating unit C2, the pixel units P in the first and third columns are electrically connected to the second data line 22, the pixel units P in the second column are electrically connected to the first data line 21, the pixel units P in the second and third columns are electrically connected to the second scan line 12, and the pixel units P in the first column are electrically connected to the first scan line 11. Of course, in other embodiments, in the first row of each second repeating unit C2, the pixel units P of the first and third columns are electrically connected to the second data line 22, the pixel units P of the second column are electrically connected to the first data line 21, the pixel units P of the second and third columns may also be electrically connected to the first scan line 11, and the pixel units P of the first column are electrically connected to the second scan line 12.

[0079] refer to Figure 17 As shown, the driving method of the array substrate during single-point inversion in this embodiment is as follows:

[0080] A first data signal is applied to one of the first data line 21 and the second data line 22 corresponding to each column of repeating units, while a second data signal is applied to the other. The polarities of the first and second data signals are opposite at the same time. In this embodiment, the first data signal is applied to the first data line 21 in all odd-numbered repeating units and the second data line 22 in all even-numbered repeating units, and the second data signal is applied to the second data line 22 in all odd-numbered repeating units and the first data line 21 in all even-numbered repeating units. For example, the first data signal is applied to the 4N-3 and 4N data lines, and the second data signal is applied to the 4N-2 and 4N-1 data lines, where N is an integer greater than or equal to 1. Both the first and second data signals are inverted once per frame, thereby achieving single-point inversion, which improves display quality while reducing driving power consumption.

[0081] Those skilled in the art should understand that the remaining structure and working principle of this embodiment are the same as those of Embodiment 3, and will not be repeated here.

[0082] Figure 19 This is a schematic diagram of the display device in the black state in this invention. Figure 20 This is a schematic diagram of the display device in the white state according to the present invention. Figures 19 to 20 As shown, the present invention also provides a display device, including a display panel 30 and a backlight module 40, wherein the backlight module 40 is located below the display panel 30 and is used to provide a backlight source for the display panel 30.

[0083] The backlight module 40 can be an edge-lit backlight module or a direct-lit backlight module. Preferably, the backlight module 40 adopts a collimated backlight (CBL) mode, which can collect light and ensure display effect. The backlight module 40 includes a backlight source 41 and a privacy layer 43, which is used to reduce the range of light emission angle. A brightness enhancement film 42 is also provided between the backlight source 41 and the privacy layer 43 to increase the brightness of the backlight module 40. The privacy layer 43 is essentially a miniature venetian blind structure, which can block light with a large incident angle and allow light with a small incident angle to pass through, thus reducing the angle range of light passing through the privacy layer 43. The privacy layer 43 includes multiple parallel light-blocking walls and light-transmitting holes located between two adjacent light-blocking walls, and light-absorbing materials are provided on both sides of the light-blocking walls. Of course, the backlight 41 can also be a light-concentrating backlight, thus eliminating the need for a privacy screen 43, but light-concentrating backlights are more expensive than conventional backlights.

[0084] like Figures 19 to 20As shown, this application also provides a display panel 30 for use in the display device described above. The display panel 30 includes a color filter substrate 31 and an array substrate 32 as described above. The color filter substrate 31 and the array substrate 32 are disposed opposite to each other, and a liquid crystal layer 33 is disposed between the color filter substrate 31 and the array substrate 32. The liquid crystal layer 33 preferably uses positive liquid crystal molecules, that is, liquid crystal molecules with positive dielectric anisotropy. In the initial state, the positive liquid crystal molecules in the liquid crystal layer 33 are aligned parallel to the color filter substrate 31 and the array substrate 32, and the alignment direction of the positive liquid crystal molecules on the side closer to the color filter substrate 31 is parallel or antiparallel to the alignment direction of the positive liquid crystal molecules on the side closer to the array substrate 32. Of course, in other embodiments, the liquid crystal layer 33 may also use negative liquid crystal molecules, and the negative liquid crystal molecules in the liquid crystal layer 33 may be aligned perpendicular to the color filter substrate 31 and the array substrate 32, that is, similar to the alignment method of VA display mode.

[0085] The color filter substrate 31 has an array of color resist layers 312 and black matrices 311 separating the color resist layers 312. The color resist layers 312 include red (R), green (G), and blue (B) color resist materials, and correspondingly form red (R), green (G), and blue (B) pixel units P, that is, multiple pixel units P have red sub-pixels R, green sub-pixels G, and blue sub-pixels B. Among them, a column of red sub-pixels R, a column of green sub-pixels G, and a column of blue sub-pixels B are arranged periodically in the row direction. Each repeating unit includes a column of red sub-pixels R, a column of green sub-pixels G, and a column of blue sub-pixels B. Of course, in other embodiments, the R / G / B pixels can also adopt other arrangements.

[0086] In this embodiment, a common electrode 321 is also provided on the side of the array substrate 32 facing the liquid crystal layer 33. The common electrode 321 and the pixel electrode 322 are located on different layers and are insulated from each other by an insulating layer. The common electrode 321 may be located above or below the pixel electrode 322. Figure 19The diagram shows the common electrode 321 located below the pixel electrode 322. Preferably, the common electrode 321 is a planar electrode disposed across the entire surface, and the pixel electrode 322 is a block electrode disposed within each pixel unit or a slit electrode with multiple electrode strips, to form a fringe field switching (FFS) mode. Of course, in other embodiments, the pixel electrode 322 and the common electrode 321 may be located on the same layer, but they are insulated from each other. Both the pixel electrode 322 and the common electrode 321 may include multiple electrode strips, and the electrode strips of the pixel electrode 322 and the common electrode 321 are arranged alternately to form an in-plane switching (IPS) mode; or, in other embodiments, the array substrate 32 has a pixel electrode 322 on the side facing the liquid crystal layer 33, and the color filter substrate 31 has a common electrode 321 on the side facing the liquid crystal layer 33 to form a TN mode or a VA mode.

[0087] In another embodiment, when the array substrate 32 adopts an in-cell touch mode, the touch electrode block 24 can be a common electrode 321, therefore, there is no need to separately set the common electrode 321. (See reference) Figure 15 The array substrate has multiple touch traces 23 and multiple touch electrode blocks 24. The touch traces 23 and data lines are arranged alternately and parallel to each other. Each touch electrode block 24 is electrically connected to a corresponding touch trace 23, and any two touch electrode blocks 24 are connected to different touch traces 23. The touch electrode blocks 24 can be common electrodes, meaning they can be used to apply both touch signals and common signals, thus achieving in-cell touch mode. The touch traces 23 and data lines can be located on the same layer and etched from the same metal thin film. The touch electrode blocks 24 are electrically connected to the corresponding touch traces 23 through contact holes.

[0088] The color filter substrate 31 and the array substrate 32 can be made of materials such as glass, acrylic, and polycarbonate. The common electrode 321 and the pixel electrode 322 can be made of materials such as indium tin oxide (ITO) or indium zinc oxide (IZO).

[0089] The color filter substrate 31 is provided with an upper polarizer 51, and the array substrate 32 is provided with a lower polarizer 52. The light transmission axes of the upper polarizer 51 and the lower polarizer 52 are perpendicular to each other.

[0090] In this document, the directional terms such as up, down, left, right, front, and back are defined according to the position of the structures in the accompanying drawings and the relative positions of the structures, and are only used for clarity and convenience in expressing the technical solution. It should be understood that the use of these directional terms should not limit the scope of protection claimed in this application. It should also be understood that the terms "first" and "second," etc., used herein are only used for distinction in name and are not used to limit the number or order.

[0091] The above description is merely a preferred embodiment of the present invention and is not intended to limit the present invention in any way. Although the present invention has been disclosed above with reference to preferred embodiments, it is not intended to limit the present invention. Any person skilled in the art can make some modifications or alterations to the above-disclosed technical content without departing from the scope of the technical solution of the present invention, which are equivalent embodiments with equivalent changes. Any simple modifications, equivalent changes and alterations made to the above embodiments based on the technical essence of the present invention without departing from the scope of the technical solution of the present invention shall still fall within the protection scope of the technical solution of the present invention.

Claims

1. An array substrate, characterized in that, The array substrate is provided with multiple scan lines, multiple data lines, multiple pixel units (P) arranged in an array, and multiple repeating units. Each repeating unit includes two rows and three columns of the pixel units (P). The two adjacent scan lines are a first scan line (11) and a second scan line (12), and the first scan line (11) and the second scan line (12) are arranged alternately in the column direction. The first scan line (11) and the second scan line (12) are provided on the upper and lower sides of each row of pixel units (P), and the first scan line (11) and the second scan line (12) are provided between adjacent rows of pixel units (P). The two adjacent data lines are a first data line (21) and a second data line (22), and the first data line (21) and the second data line (22) are arranged alternately in the row direction. The first data line (21) and the second data line (22) are provided on the left and right sides of each column of repeating units, and the first data line (21) and the second data line (22) are provided between adjacent columns of repeating units. In each of the repeating units, the pixel units (P) in the first and third columns of one row are electrically connected to the first data line (21), and the pixel units (P) in the second column are electrically connected to the second data line (22); in the other row, the pixel units (P) in the first and third columns are electrically connected to the second data line (22), and the pixel units (P) in the second column are electrically connected to the first data line (21).

2. The array substrate according to claim 1, characterized in that, The repeating unit is a first repeating unit (C1). In each first repeating unit (C1), the pixel units (P) in the first column and the third column of the first row are electrically connected to the first data line (21), and the pixel units (P) in the second column are electrically connected to the second data line (22). In the second row, the pixel units (P) in the first column and the third column are electrically connected to the second data line (22), and the pixel units (P) in the second column are electrically connected to the first data line (21).

3. The array substrate according to claim 1, characterized in that, The repeating unit is a second repeating unit (C2). In each second repeating unit (C2), the pixel units (P) in the first and third columns of the first row are electrically connected to the second data line (22), and the pixel units (P) in the second column are electrically connected to the first data line (21); the pixel units (P) in the first and third columns of the second row are electrically connected to the first data line (21), and the pixel units (P) in the second column are electrically connected to the second data line (22).

4. The array substrate according to claim 1, characterized in that, The repeating unit includes a first repeating unit (C1) and a second repeating unit (C2); In each of the first repeating units (C1), the pixel units (P) in the first and third columns of the first row are electrically connected to the first data line (21), and the pixel units (P) in the second column are electrically connected to the second data line (22); the pixel units (P) in the first and third columns of the second row are electrically connected to the second data line (22), and the pixel units (P) in the second column are electrically connected to the first data line (21). In each of the second repeating units (C2), the pixel units (P) in the first and third columns of the first row are electrically connected to the second data line (22), and the pixel units (P) in the second column are electrically connected to the first data line (21); the pixel units (P) in the first and third columns of the second row are electrically connected to the first data line (21), and the pixel units (P) in the second column are electrically connected to the second data line (22).

5. The array substrate according to claim 4, characterized in that, A column of the first repeating unit (C1) and a column of the second repeating unit (C2) are arranged alternately in the row direction.

6. The array substrate according to any one of claims 1-5, characterized in that, In each of the repeating units, the pixel units (P) in the first and third columns of a row are electrically connected to the first data line (21), and the pixel units (P) in the second column are electrically connected to the second data line (22). In this row, the pixel units (P) in the first and second columns are electrically connected to the first scan line (11), and the pixel units (P) in the third column are electrically connected to the second scan line (12); or, in this row, the pixel units (P) in the first and second columns are electrically connected to the second scan line (12), and the pixel units (P) in the third column are electrically connected to the first scan line (11).

7. The array substrate according to any one of claims 1-5, characterized in that, In each of the repeating units, the pixel units (P) in the first and third columns of a row are electrically connected to the second data line (22), and the pixel units (P) in the second column are electrically connected to the first data line (21). In this row, the pixel units (P) in the second and third columns are electrically connected to the first scan line (11), and the pixel units (P) in the first column are electrically connected to the second scan line (12); or, in this row, the pixel units (P) in the second and third columns are electrically connected to the second scan line (12), and the pixel units (P) in the first column are electrically connected to the first scan line (11).

8. The array substrate according to any one of claims 1-5, characterized in that, The array substrate is provided with multiple touch traces (23) and multiple touch electrode blocks (24). The touch traces (23) and the data lines are arranged alternately in parallel. Each touch electrode block (24) is electrically connected to the corresponding touch trace (23). Any two touch electrode blocks (24) are connected to different touch traces (23).

9. The array substrate according to any one of claims 1-5, characterized in that, The plurality of pixel units (P) have red sub-pixels (R), green sub-pixels (G) and blue sub-pixels (B), and a column of red sub-pixels (R), a column of green sub-pixels (G) and a column of blue sub-pixels (B) are arranged periodically in the row direction.

10. A display device, characterized in that, The device includes a color filter substrate (31) and an array substrate (32) as described in any one of claims 1-9. The color filter substrate (31) and the array substrate (32) are disposed opposite to each other. A liquid crystal layer (33) is disposed between the color filter substrate (31) and the array substrate (32). An upper polarizer (51) is disposed on the color filter substrate (31), and a lower polarizer (52) is disposed on the array substrate (32). The light transmission axes of the upper polarizer (51) and the lower polarizer (52) are perpendicular to each other.

Citation Information

Patent Citations

  • Display panel and liquid crystal display

    CN108153077A

  • Display panel and electronic terminal

    CN115421339A