Image data management method and storage device

By setting a read-only storage area in the storage device and storing important image data to this area, the problem of overwriting important image data in the traditional storage device is solved, and data security and management efficiency are improved.

CN119440430AInactive Publication Date: 2025-02-14HEFEI CORE STORAGE ELECTRONICS LTD
View PDF 5 Cites 0 Cited by

Patent Information

Application Number
CN202510045456.8
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Filing Date
2025-01-13
Publication Date
2025-02-14
Estimated Expiration
Not applicable · inactive patent

AI Technical Summary

Technical Problem

When traditional storage devices face massive image data storage, they are prone to overwrite important image data by new data, resulting in data loss and unrecoverable problems.

Method used

By setting a read-only storage area in the storage device, image data corresponding to the target event is stored in this area, and the logical unit to which it belongs is mapped to the read-only storage area, thereby preventing data from being overwritten or deleted.

Benefits of technology

The risk of important image data being covered is effectively avoided, the integrity and availability of data are ensured, and the efficiency of management of image data by the storage device is improved.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN119440430A_ABST
    Figure CN119440430A_ABST
Patent Text Reader

Abstract

The invention provides an image data management method and a storage device. The method comprises the following steps: acquiring image data from a host system; detecting first image data corresponding to the target event in the image data; storing the first image data to a read-only memory area in the memory module; and mapping the first logic unit to which the first image data belongs to the read-only memory area. Therefore, the management efficiency of the storage device on the image data can be improved.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The present invention relates to the field of storage technology, and in particular to an image data management method and a storage device. Background Art

[0002] With the rapid development of intelligent transportation systems and Internet of Things technologies, driving recorders, car cameras and various surveillance cameras have become an indispensable part of daily life. These devices not only provide a solid guarantee for traffic safety, but also provide valuable data support for accident analysis, crime prevention, etc.

[0003] However, when faced with massive data storage, traditional local storage methods usually rely on built-in storage media (such as memory cards or built-in hard drives). Although it has the advantages of instant availability and low cost, due to limited storage capacity, when the amount of data to be stored is too large, it is usually necessary to frequently manually or automatically overwrite old data.

[0004] To solve this problem, many manufacturers have introduced circular recording technology, that is, when the storage medium is full, the system automatically overwrites the earliest recorded data, thereby achieving continuous data recording without interruption. However, this method has the risk of data loss, that is, frequent data overwriting will cause the early recorded data to be overwritten, which is a serious problem for applications that need to preserve critical data for a long time (such as accident scene records); in addition, once the data is overwritten, it cannot be restored unless there is a backup, which poses a challenge to the integrity and availability of the data.

[0005] Based on this problem, it is urgent for technical personnel in this field to propose new solutions to solve it. Summary of the invention

[0006] The present invention provides an image data management method and a storage device, which can improve the above-mentioned problem and further improve the management efficiency of the storage device for image data.

[0007] An embodiment of the present invention provides an image data management method, which is used for a storage device, wherein the storage device includes a memory module, and the image data management method includes: obtaining image data from a host system; detecting first image data corresponding to a target event in the image data; storing the first image data in a read-only storage area in the memory module; and mapping a first logical unit to which the first image data belongs to the read-only storage area.

[0008] An embodiment of the present invention further provides a storage device, which includes a connection interface, a memory module and a memory controller. The connection interface is used to connect to a host system. The memory controller is connected to the connection interface and the memory module. The memory controller is used to: obtain image data from the host system; detect first image data corresponding to a target event in the image data; store the first image data in a read-only storage area in the memory module; and map a first logical unit to which the first image data belongs to the read-only storage area.

[0009] Based on the above, after the image data is obtained from the host system, the first image data corresponding to the target event in the image data can be detected and stored in the read-only storage area of ​​the memory module. At the same time, the first logical unit to which the first image data belongs can be mapped to the read-only storage area. In this way, the technical problem that some important image data is overwritten by new data due to the need to store a large amount of image data in the storage device can be improved, thereby improving the management efficiency of the storage device for image data. BRIEF DESCRIPTION OF THE DRAWINGS

[0010] Figure 1 is a schematic diagram of a data storage system according to an embodiment of the present invention;

[0011] Figure 2 is a schematic diagram of a memory controller according to an embodiment of the present invention;

[0012] Figure 3 is a schematic diagram of a management memory module according to an embodiment of the present invention;

[0013] Figure 4 is a schematic diagram showing how different parts of the same image data are stored in a read-only storage area and a general storage area respectively according to an embodiment of the present invention;

[0014] Figure 5 is a flowchart of an image data management method according to an embodiment of the present invention. DETAILED DESCRIPTION

[0015] Reference will now be made in detail to exemplary embodiments of the present invention, examples of which are illustrated in the accompanying drawings. Whenever possible, the same reference numerals are used in the drawings and the description to refer to the same or like parts.

[0016] Figure 1 is a schematic diagram of a data storage system according to an embodiment of the present invention. Figure 1, the data storage system 10 includes a host system 11 and a storage device 12. The storage device 12 can be connected to the host system 11 and can be used to store data from the host system 11. For example, the host system 11 can be a smart phone, a tablet computer, a notebook computer, a desktop computer, an industrial computer, a game console, a server, or a computer system disposed in a specific carrier (such as a vehicle, an aircraft, or a ship), and the type of the host system 11 is not limited thereto. In addition, the storage device 12 may include a solid state drive, a USB flash drive, a memory card, or other types of non-volatile storage devices.

[0017] The storage device 12 includes a connection interface 121, a memory module 122, and a memory controller 123. The connection interface 121 is used to connect the storage device 12 to the host system 11. For example, the connection interface 121 can support an embedded Multi-Media Card (embedded Multi-Media Card, eMMC), a universal flash storage (Universal Flash Storage, UFS), a fast peripheral component interconnect (Peripheral Component Interconnect Express, PCIExpress), a fast non-volatile memory (Non-Volatile Memory Express, NVM express), a serial advanced technology attachment (Serial Advanced Technology Attachment, SATA), a universal serial bus (Universal Serial Bus, USB) or other types of connection interface standards. Therefore, the storage device 12 can communicate with the host system 11 via the connection interface 121 (for example, exchange signals, instructions and / or data).

[0018] The memory module 122 is used to store data. For example, the memory module 122 may include one or more rewritable non-volatile memory modules. Each rewritable non-volatile memory module may include one or more memory cell arrays. The memory cells in the memory cell array store data in the form of voltage (also called threshold voltage). For example, the memory module 122 may include a single level cell (SLC) NAND type flash memory module, a multi level cell (MLC) NAND type flash memory module, a triple level cell (TLC) NAND type flash memory module, a quad level cell (QLC) NAND type flash memory module and / or other memory modules having the same or similar characteristics.

[0019] The memory controller 123 is connected to the connection interface 121 and the memory module 122. The memory controller 123 can be regarded as the control core of the storage device 12 and is used to control the storage device 12. For example, the memory controller 123 can be used to control or manage the entire or partial operation of the storage device 12. For example, the memory controller 123 may include a central processing unit (CPU), or other programmable general-purpose or special-purpose microprocessors, digital signal processors (DSP), programmable controllers, application-specific integrated circuits (ASIC), programmable logic devices (PLD) or other similar devices or combinations of these devices. In one embodiment, the memory controller 123 may include a flash memory controller.

[0020] The memory controller 123 may send a command sequence to the memory module 122 to access the memory module 122. For example, the memory controller 123 may send a write command sequence to the memory module 122 to instruct the memory module 122 to store data in a specific storage unit. For example, the memory controller 123 may send a read command sequence to the memory module 122 to instruct the memory module 122 to read data from a specific storage unit. For example, the memory controller 123 may send an erase command sequence to the memory module 122 to instruct the memory module 122 to erase the data stored in a specific storage unit. In addition, the memory controller 123 may also send other types of command sequences to the memory module 122 to instruct the memory module 122 to perform other types of operations, which are not limited by the present invention. The memory module 122 may receive the command sequence from the memory controller 123 and access the storage unit inside the memory module 122 according to the command sequence.

[0021] Figure 2 FIG. 1 is a schematic diagram of a memory controller according to an embodiment of the present invention. Figure 1 and Figure 2 The memory controller 123 includes a host interface 21, a memory interface 22 and a memory control circuit 23. The host interface 21 is used to connect to the host system 11 through the connection interface 121 to communicate with the host system 11. The memory interface 22 is used to connect to the memory module 122 to access the memory module 122.

[0022] The memory control circuit 23 is connected to the host interface 21 and the memory interface 22. The memory control circuit 23 may be used to control or manage the whole or part of the operation of the memory controller 123. For example, the memory control circuit 23 may communicate with the host system 11 through the host interface 21 and access the memory module 122 through the memory interface 22. For example, the memory control circuit 23 may include a control circuit such as an embedded controller or a microcontroller. In the following embodiments, the description of the memory control circuit 23 is equivalent to the description of the memory controller 123.

[0023] In one embodiment, the memory controller 123 may further include a buffer memory 24. The buffer memory 24 is connected to the memory control circuit 23 and used to cache data. For example, the buffer memory 24 may be used to cache instructions from the host system 11, data from the host system 11, and / or data from the memory module 122.

[0024] In one embodiment, the memory controller 123 may further include a decoding circuit 25. The decoding circuit 25 is connected to the memory control circuit 23 and is used to perform encoding and decoding on the data to ensure the correctness of the data. For example, the decoding circuit 25 may support various encoding / decoding algorithms such as Low Density Parity Check Code (LDPC code), BCH code, Reed-Solomon code (RS code), Exclusive OR (XOR) code, etc. In one embodiment, the memory controller 123 may also include various other types of circuit modules (such as power management circuits, etc.), which are not limited by the present invention.

[0025] Figure 3 FIG. 1 is a schematic diagram of a management memory module according to an embodiment of the present invention. Figures 1 to 3 The memory module 122 includes a plurality of physical units 301 ( 1 ) to 301 (B). Each physical unit includes a plurality of storage cells and is used for non-volatile storage of data.

[0026] In one embodiment, a physical unit may include one or more physical programming units. For example, a physical programming unit may include multiple physical sectors. For example, the data capacity of a physical sector may be 512 bytes (Bytes, B), and a physical programming unit may include 32 physical sectors. However, the data capacity of a physical sector and / or the total number of physical sectors included in a physical programming unit can be adjusted according to practical needs, and the present invention is not limited thereto. In one embodiment, a physical programming unit can be regarded as a physical page. For example, the storage capacity of a physical programming unit may be 16 kilobytes, and the present invention is not limited thereto.

[0027] In one embodiment, a physical programming unit is a minimum unit for synchronously writing data in the memory module 122. For example, when a programming operation (also referred to as a write operation) is performed on a physical programming unit to write data to the physical programming unit, multiple memory cells in the physical programming unit may be synchronously programmed to store corresponding data. For example, when programming a physical programming unit, a write voltage may be applied to the physical programming unit to change the threshold voltage of at least some of the memory cells in the physical programming unit. For example, the threshold voltage of a memory cell may reflect the bit data stored in the memory cell.

[0028] In one embodiment, a physical erase unit may include a plurality of physical programming units. The plurality of physical programming units in a physical erase unit may be erased synchronously. For example, when performing an erase operation on a physical erase unit, an erase voltage may be applied to the plurality of physical programming units in the physical erase unit to change the threshold voltage of at least some of the storage cells in the physical programming units. By performing an erase operation on a physical erase unit, the data stored in the physical erase unit may be cleared.

[0029] In one embodiment, the memory control circuit 23 can logically associate the physical units 301(1)-301(A) and 301(A+1)-301(B) to the data area 31 and the idle area 32, respectively. The physical units 301(1)-301(A) in the data area 31 all store data (also called user data) from the host system 11. For example, any physical unit in the data area 31 can store valid data and / or invalid data. In addition, the physical units 301(A+1)-301(B) in the idle area 32 do not store data (e.g., valid data).

[0030] In one embodiment, if a physical unit does not store valid data, the physical unit can be associated with the idle area 32. In addition, the physical unit in the idle area 32 can be erased to clear the data in the physical unit. In one embodiment, the physical unit in the idle area 32 is also called an idle physical unit. In one embodiment, the idle area 32 is also called an idle pool.

[0031] In one embodiment, when data is to be stored, the memory control circuit 23 may select one or more physical cells from the idle area 32 and instruct the memory module 122 to store the data in the selected physical cells. After the data is stored in the physical cell, the physical cell may be associated with the data area 31. In other words, one or more physical cells may be used alternately between the data area 31 and the idle area 32.

[0032] In one embodiment, the memory control circuit 23 may configure a plurality of logical units 302(1)-302(C) to map the physical units (i.e., the physical units 301(1)-301(A)) in the data area 31. For example, a logical unit may correspond to a logical block address (LBA) or other logical management units. A logical unit may be mapped to one or more physical units.

[0033] In one embodiment, if a physical unit is currently mapped by any logical unit, the memory control circuit 23 can determine that the data currently stored in the physical unit includes valid data. Conversely, if a physical unit is not currently mapped by any logical unit, the memory control circuit 23 can determine that the physical unit does not currently store any valid data.

[0034] In one embodiment, the memory control circuit 23 may record the mapping relationship between the logical unit and the physical unit in at least one management table (also referred to as a logical-to-physical mapping table). In one embodiment, the memory control circuit 23 may instruct the memory module 122 to perform operations such as data reading, writing or erasing according to the information in the management table (i.e., the logical-to-physical mapping table).

[0035] In one embodiment, the memory control circuit 23 may configure a read-only storage area and a general storage area in the memory module 122. The read-only storage area and the general storage area may include a plurality of physical units, respectively. In particular, the data stored in each physical unit in the read-only storage area can be read but cannot be deleted or updated. However, the data stored in each physical unit in the general storage area can be read, deleted or updated.

[0036] In one embodiment, the memory control circuit 23 may obtain image data from the host system 11. For example, the image data may include at least one image frame. In addition, the image data may belong to Figure 3 In one embodiment, the image data may be carried by at least one operation instruction (eg, write instruction) obtained from the host system 11.

[0037] In one embodiment, the memory control circuit 23 may detect image data (also referred to as first image data) corresponding to a specific event (also referred to as a target event) in the image data. For example, the first image data may reflect an image captured by a driving recorder, a head-mounted camera, or other types of image recording devices (or image acquisition devices) when the target event occurs.

[0038] In one embodiment, the target event may include a collision event, a lane change event, a traffic dispute event, and / or other types of important events that occur when a vehicle or a pedestrian is in a moving state or a non-moving state. Thereafter, the first image data may be used as image evidence for the user to clarify and / or provide evidence of the state (e.g., driving state or road state) at the time when the target event occurs.

[0039] In one embodiment, the first image data may include video data recorded by the image acquisition device when the target event is detected. For example, the target event may be a custom event such as motion, sound, collision, or an object entering / leaving a specified area.

[0040] In one embodiment, the memory control circuit 23 may obtain sensing data through at least one sensor (such as an accelerometer, a gyroscope, a microphone, etc.) in the image acquisition device or the storage device 12 or an externally connected sensor. The memory control circuit 23 may perform real-time analysis on the sensing data through edge computing or various detection technologies (such as object detection, motion detection, sound recognition, etc. algorithms). In one embodiment, the analysis of the sensing data may also be performed by the host system 11 (such as a processor of the host system 11).

[0041] In one embodiment, the memory control circuit 23 or the host system 11 may pre-set trigger conditions corresponding to the target event (such as motion speed, sound intensity, etc.) to form thresholds for detecting various target events. In one embodiment, the memory control circuit 23 may continuously compare the sensing data obtained in real time with the pre-set threshold. If the sensing data (or the event change amplitude reflected by the sensing data, such as the vibration amplitude or the image content change amplitude) exceeds the threshold, the memory control circuit 23 or the host system 11 may determine that the trigger condition corresponding to the specific event (i.e., the target event) is met. When it is detected that the trigger condition corresponding to the specific event is met, the memory control circuit 23 or the host system 11 may immediately start the image recording function. For example, this image recording function may include performing image recording based on a high-definition recording mode, and marking the moment of starting this image recording function as an event point. In one embodiment, in addition to starting this image recording function, when it is detected that the trigger condition corresponding to the specific event is met, other linkage functions may be activated, such as alarm notification, image capture, etc.

[0042] In one embodiment, the first image data may be specially marked as non-overwriteable and stored in a read-only storage area to prevent accidental deletion or overwriting. In addition, the image content of the first image data may also be marked with a timestamp and / or a geographic coordinate watermark to enhance its validity as evidence.

[0043] In one embodiment, when it is detected that the trigger condition corresponding to the specific event is met, the memory control circuit 23 or the host system 11 may allow image data (such as video) to be captured within a certain period of time before and after the specific event occurs, and set this image data as the first image data. Thus, the first image data may include image data captured within a certain period of time before and after the specific event occurs, thereby ensuring that the first image data can fully record the process of the accident.

[0044] In one embodiment, the image acquisition device can continuously write the current video stream into a limited size circular buffer. For example, this circular buffer can be located in the buffer memory 24 or the memory module 122. Each new video frame will overwrite the oldest data. The size of the circular buffer determines the length of the pre-recording time window, for example, it can be configured to keep the last 30 seconds to several minutes of video data.

[0045] In one embodiment, when it is detected that a trigger condition corresponding to a specific event is met, the memory control circuit 23 or the host system 11 can immediately lock all the image data or video content in the circular buffer and transfer it to a permanent storage space (e.g., the read-only storage area). The locked image data or video content can form the pre-recorded part of the first image data. At the same time, the image acquisition device can continue to record the video for the next period of time with a high priority, that is, to form the post-recorded part of the first image data, until the predetermined time ends or is manually stopped.

[0046] In one embodiment, in order to optimize performance, an intelligent caching strategy may be enabled. In the intelligent caching strategy, when the trigger condition corresponding to a specific event is not detected, the image acquisition device may use a lower resolution or frame rate to record the image to save resources. When the trigger condition corresponding to the specific event is detected, the memory control circuit 23 or the host system 11 may control the image acquisition device to quickly switch to full HD mode to record a high-definition image (e.g., video), and the high-definition image may be immediately stored in a circular buffer to facilitate subsequent extraction of high-quality video from the circular buffer.

[0047] In one embodiment, the memory control circuit 23 or the host system 11 can dynamically adjust (e.g., increase or shorten) the time length of the pre-recorded portion in the first image data (also referred to as the pre-recorded time length) and / or the time length of the post-recorded portion in the first image data (also referred to as the post-recorded time length) according to the current environmental information. For example, this environmental information may be related to the complexity of the current traffic environment and / or the nature of the event. For example, on a busy road in a city, a longer pre-recording time length (e.g., 60 seconds) may be required to capture the complete accident background; on a highway, a pre-recording time length of 30 seconds may be sufficient. Or for fast-occurring events (e.g., collisions), a shorter post-recording time length is sufficient; and for slow-developing events (e.g., crowds gathering), the post-recording time length can be increased.

[0048] Furthermore, the memory control circuit 23 or the host system 11 can adjust the setting parameters of the image acquisition device according to the current lighting conditions. For example, in low-light conditions (such as at night or in a tunnel), in order to ensure image clarity, the memory control circuit 23 or the host system 11 can control the image acquisition device to select a higher ISO sensitivity and lower the image resolution; while in high-light conditions (such as during the day), the image acquisition device can be controlled to lower the ISO sensitivity and enable the highest resolution mode.

[0049] In one embodiment, after detecting the first image data corresponding to the target event in the image data, the memory control circuit 23 may store the first image data in a read-only storage area in the memory module 122. At the same time, the memory control circuit 23 may map the logical unit (also referred to as the first logical unit) to which the first image data belongs to the read-only storage area. For example, the memory control circuit 23 may map the first logical unit to at least one physical unit (also referred to as the first physical unit) in the read-only storage area for storing the first image data. Thereafter, through the first logical unit, the first image data stored in the read-only storage area (such as the first physical unit) can be read, but cannot be deleted or updated (such as overwritten). Thus, it can be ensured that the first image data corresponding to the target event stored in the storage device 12 can be properly stored without being deleted by mistake or maliciously.

[0050] In one embodiment, the memory control circuit 23 can manage (e.g., record) the mapping relationship between the first logical unit and the read-only storage area through a certain mapping information (also referred to as the first mapping information). For example, the first mapping information can be used to record the mapping relationship between the first logical unit and the first physical unit (also referred to as the first mapping relationship). Thereafter, the memory control circuit 23 can query the first mapping information through the first logical unit to read the first image data from the read-only storage area (i.e., the first physical unit). However, the memory control circuit 23 cannot delete or update (e.g., overwrite) the first image data in the read-only storage area (i.e., the first physical unit) through the first logical unit.

[0051] In one embodiment, the memory control circuit 23 may store the image data (also referred to as the second image data) in the image data that does not correspond to the target event in the general storage area in the memory module 122. At the same time, the memory control circuit 23 may map the logical unit (also referred to as the second logical unit) to which the second image data belongs to the general storage area. For example, the memory control circuit 23 may map the second logical unit to at least one physical unit (also referred to as the second physical unit) in the general storage area for storing the first image data. Thereafter, through the second logical unit, the second image data stored in the general storage area (such as the second physical unit) may be read, deleted or updated (such as overwritten). Thus, the beneficial technical effect of classifying and managing relatively important image data (i.e., the first image data) and relatively unimportant image data (i.e., the second image data) may be achieved.

[0052] In one embodiment, the memory control circuit 23 can manage (e.g., record) the mapping relationship between the second logical unit and the general storage area through a certain mapping information (also referred to as the second mapping information). For example, the second mapping information can be used to record the mapping relationship between the second logical unit and the second physical unit (also referred to as the second mapping relationship). Thereafter, the memory control circuit 23 can query the second mapping information through the second logical unit to read the second image data from the general storage area (i.e., the second physical unit). In addition, the memory control circuit 23 can also delete or update (e.g., overwrite) the second image data in the general storage area (i.e., the second physical unit) through the second logical unit.

[0053] It should be noted that, compared to the first image data, the second image data that does not correspond to the target event may only reflect a large number of images without special meanings acquired by a driving recorder, a head-mounted camera or other types of image recording devices (or image acquisition devices) within most time ranges. Therefore, even if the second image data is updated (e.g., overwritten) and lost in the general storage area, in theory, it will not affect the user's clarification and / or evidence of the current state (e.g., driving state or road state) of the target event. In addition, by automatically using new image data to update (e.g., overwrite) the old image data in the general storage area, the effective utilization rate of the memory module 122 can be effectively improved.

[0054] In one embodiment, after detecting the first image data corresponding to the target event in the image data, the memory control circuit 23 can also synchronously store the first image data in the general storage area of ​​the memory module 122. In this embodiment, the first image data stored in the read-only storage area can be regarded as the backup data of the first image data stored in the general storage area. Thereafter, even if the first image data stored in the general storage area is updated (e.g., overwritten) by new image data, the first image data corresponding to the target event can still be properly stored in the read-only storage area of ​​the memory module 122, so as to be used as image evidence later when necessary.

[0055] Figure 4 is a schematic diagram showing how different parts of the same image data are stored in a read-only storage area and a general storage area respectively according to an embodiment of the present invention. Figure 4 , assuming that the memory control circuit 23 obtains the image data 41 from the host system 11. The image data 41 corresponds to the logical range between the logical units LBA(0) to LBA(z). For example, the logical units LBA(0) to LBA(z) are included in Figure 3 In the logic units 302(1)~302(C).

[0056] In one embodiment, it is assumed that image data 41 includes image data 41(1) to 41(3). Image data 41(1) belongs to the logical range between logical units LBA(x) and LBA(y). Image data 41(2) belongs to the logical range between logical units LBA(0) and LBA(x). Image data 41(3) belongs to the logical range between logical units LBA(y) and LBA(z). In particular, image data 41(1) corresponds to a target event, and image data 41(2) and 41(3) do not correspond to the target event.

[0057] In one embodiment, after detecting the image data 41(1) corresponding to the target event, the memory control circuit 23 may store the image data 41(1) in the read-only storage area 410 in the memory module 122. For example, the memory control circuit 23 may store the image data 41(1) in at least one of the entity units 401(1)-401(F) in the read-only storage area 410. For example, the entity units 401(1)-401(F) may be stored in the read-only storage area 410. Figure 3 Thereafter, the image data 41(1) stored in the read-only storage area 410 can be read but cannot be deleted or updated (eg, overwritten).

[0058] On the other hand, the memory control circuit 23 may store the image data 41(2) and 41(3) not corresponding to the target event in the general storage area 420 in the memory module 122. For example, the memory control circuit 23 may store the image data 41(2) and 41(3) in at least one of the entity units 411(1)-411(G) in the general storage area 420. For example, the entity units 411(1)-411(G) may be from Figure 3 Thereafter, the image data 41(2) and 41(3) stored in the general storage area 420 can be read, deleted or updated (eg, copied).

[0059] In one embodiment, the memory control circuit 23 may perform a programming operation (also referred to as a first programming operation) on at least one physical unit (i.e., the first physical unit) in the read-only storage area based on a certain writing mode (also referred to as a first writing mode) to store the first image data. In addition, the memory control circuit 23 may perform a programming operation (also referred to as a second programming operation) on at least one physical unit (i.e., the second physical unit) in the general storage area based on another writing mode (also referred to as a two-one writing mode) to store the second image data. The first writing mode is different from the second writing mode.

[0060] In one embodiment, after performing a first programming operation on a first physical unit, a storage unit in the first physical unit is used to store a specific number (also referred to as a first number) of bit data. In addition, after performing a second programming operation on a second physical unit, a storage unit in the second physical unit is used to store another number (also referred to as a second number) of bit data. The first number may be less than the second number. For example, the first number may be "1", and the second number may be "2", "3", "4" or other values ​​greater than "1". For example, a storage unit in the first physical unit is used to store "1" bit, and a storage unit in the second physical unit may be used to store "2", "3", "4" or other numbers of bits.

[0061] In one embodiment, the first writing mode may be an SLC mode or a pseudo SLC mode. In one embodiment, the second writing mode may be one of MLC, TLC or QLC. It should be noted that the first writing mode and the second writing mode may also be adjusted according to practical needs, and the present invention is not limited thereto.

[0062] In one embodiment, by performing programming operations on the physical units in the read-only storage area and the general storage area in different write modes, the reliability of the first image data stored in the read-only storage area (or the first physical unit) can be higher than the reliability of the second image data stored in the general storage area (or the second physical unit). Thus, the image storage capability of the storage device 12 for the first image data can be further improved.

[0063] In one embodiment, the memory control circuit 23 may detect the image data by image detection technology to determine the first image data corresponding to the target event from the image data. For example, the image detection technology may be used to analyze the image data and generate a detection result. The detection result may reflect which image data in the image data corresponds to the target event. The memory control circuit 23 may determine the first image data corresponding to the target event from the image data according to the detection result. It should be noted that the method for obtaining the first image data has been described in detail above and will not be repeated here.

[0064] In one embodiment, the memory control circuit 23 may obtain identification information corresponding to the first logical unit from the host system 11. For example, the identification information may be obtained from the host system 11 along with the image data. For example, the identification information may include an identification code corresponding to the first logical unit. Based on the identification information, the memory control circuit 23 may determine the first image data corresponding to the target event from the image data.

[0065] by Figure 4 For example, after obtaining the identification information from the host system 11, the memory control circuit 23 can determine the logical range LBA(x)-LBA(y) (i.e., the first logical unit) from the logical range LBA(0)-LBA(z) according to the identification information. Then, the memory control circuit 23 can determine the image data 41(1) corresponding to the logical range LBA(x)-LBA(y) in the image data 41 as the first image data.

[0066] In one embodiment, after storing the first image data in the read-only memory area, the memory control circuit 23 may obtain an operation instruction from the host system 11. In one embodiment, assuming that the operation instruction indicates to delete or update the data belonging to the first logical unit (i.e., the first image data), the memory control circuit 23 may ignore the operation instruction (i.e., not delete or update the first image data in the read-only memory area according to the operation instruction).

[0067] However, in one embodiment, if the operation instruction indicates to read the data belonging to the first logical unit (i.e., the first image data), the memory control circuit 23 may execute the operation indicated by the operation instruction (i.e., read the first image data from the read-only storage area according to the operation instruction). Thus, it is ensured that the first image data stored in the read-only storage area can be normally accessed (e.g., read) by the host system 11, but cannot be deleted or updated (e.g., overwritten) by the host system 11.

[0068] Figure 5 is a flowchart of an image data management method according to an embodiment of the present invention. Figure 5 In step S501, image data is obtained from a host system. In step S502, first image data corresponding to a target event in the image data is detected. In step S503, the first image data is stored in a read-only storage area in a memory module. In step S504, a first logical unit to which the first image data belongs is mapped to the read-only storage area.

[0069] However, Figure 5 The steps in the above are described in detail, so I will not repeat them here. It is worth noting that Figure 5 Each step in the above process can be implemented as multiple program codes or circuits, and the present invention is not limited thereto. Figure 5 The method can be used in conjunction with the above exemplary embodiments or can be used alone, and the present invention is not limited thereto.

[0070] In summary, the image data management method and storage device proposed in the embodiment of the present invention can store the first image data (i.e., more important image data) corresponding to the target event in the image data in the read-only storage area of ​​the memory module to avoid subsequent deletion or update (e.g., overwriting). In this way, the technical problem that some important image data is overwritten by new data due to the need to store a large amount of image data in the storage device can be improved, thereby improving the management efficiency of the storage device for image data.

[0071] Finally, it should be noted that the above embodiments are only used to illustrate the technical solutions of the present invention, rather than to limit it. Although the present invention has been described in detail with reference to the aforementioned embodiments, those skilled in the art should understand that they can still modify the technical solutions described in the aforementioned embodiments, or replace some or all of the technical features therein with equivalents. However, these modifications or replacements do not cause the essence of the corresponding technical solutions to deviate from the scope of the technical solutions of the embodiments of the present invention.

Claims

1. An image data management method, characterized in that: For use in a storage device, wherein the storage device comprises a memory module, and the image data management method comprises: Obtain image data from a host system; detecting first image data corresponding to a target event in the image data; storing the first image data in a read-only storage area in the memory module; and A first logic unit to which the first image data belongs is mapped to the read-only storage area. 2 . The image data management method according to claim 1 , wherein the first image data stored in the read-only storage area cannot be deleted or updated.

3. The image data management method according to claim 1, further comprising: Storing second image data in the image data that does not correspond to the target event into a general storage area in the memory module, wherein the second image data stored in the general storage area can be deleted or updated; as well as The second logical unit to which the second image data belongs is mapped to the general storage area.

4. The image data management method according to claim 3, wherein the step of storing the first image data in the read-only storage area in the memory module comprises: Based on a first writing mode, performing a first programming operation on at least one first physical unit in the read-only storage area to store the first image data, The step of storing the second image data in the image data that does not correspond to the target event into the general storage area in the memory module comprises: Based on a second writing mode, performing a second programming operation on at least one second physical unit in the read-only storage area to store the second image data, The first writing mode is different from the second writing mode.

5. The image data management method according to claim 4, wherein after the first programming operation is performed on the at least one first entity unit, a storage unit in the at least one first entity unit is used to store a first number of bit data, After the second programming operation is performed on the at least one second physical unit, a storage unit in the at least one second physical unit is used to store a second number of bit data, and the first number is less than the second number.

6. The image data management method according to claim 1, wherein the step of detecting the first image data corresponding to the target event in the image data comprises: The image data is detected by using an image detection technology to determine the first image data corresponding to the target event from the image data.

7. The image data management method according to claim 1, wherein the step of detecting the first image data corresponding to the target event in the image data comprises: obtaining identification information corresponding to the first logical unit from the host system; as well as Based on the identification information, the first image data corresponding to the target event is determined from the image data.

8. The image data management method according to claim 1, further comprising: Obtaining an operation instruction from the host system, wherein the operation instruction instructs deleting or updating data belonging to the first logical unit; as well as Ignore the operation instruction.

9. A storage device, characterized in that: include: A connection interface for connecting to a host system; Memory module; as well as a memory controller connected to the connection interface and the memory module, The memory controller is used to: Obtaining image data from the host system; detecting first image data corresponding to a target event in the image data; storing the first image data in a read-only storage area in the memory module; as well as A first logic unit to which the first image data belongs is mapped to the read-only storage area.

10. The storage device according to claim 9, wherein the first image data stored in the read-only storage area cannot be deleted or updated.

11. The storage device according to claim 9, wherein the memory controller is further configured to: storing second image data in the image data that does not correspond to the target event in the general storage area in the memory module, The second image data stored in the general storage area may be deleted or updated.

12. The storage device according to claim 11, wherein the operation of storing the first image data in the read-only storage area in the memory module comprises: Based on a first writing mode, performing a first programming operation on at least one first physical unit in the read-only storage area to store the first image data, The operation of storing the second image data in the image data that does not correspond to the target event in the general storage area in the memory module includes: Based on a second writing mode, performing a second programming operation on at least one second physical unit in the read-only storage area to store the second image data, The first writing mode is different from the second writing mode.

13. The storage device according to claim 12, wherein after the first programming operation is performed on the at least one first physical unit, a storage unit in the at least one first physical unit is used to store a first number of bit data, After the second programming operation is performed on the at least one second physical unit, a storage unit in the at least one second physical unit is used to store a second number of bit data, and the first number is less than the second number.

14. The storage device according to claim 9, wherein the operation of detecting the first image data corresponding to the target event in the image data comprises: The image data is detected by using an image detection technology to determine the first image data corresponding to the target event from the image data.

15. The storage device according to claim 9, wherein the operation of detecting the first image data corresponding to the target event in the image data comprises: obtaining identification information corresponding to the first logical unit from the host system; as well as Based on the identification information, the first image data corresponding to the target event is determined from the image data.

16. The storage device according to claim 9, wherein the memory controller is further configured to: Obtaining an operation instruction from the host system, wherein the operation instruction instructs deleting or updating data belonging to the first logical unit; and Ignore the operation instruction.

Citation Information

Patent Citations

  • Automobile driving recording system

    CN102592332A

  • Data storage device and data storage and saving system

    CN108959981A

  • Multimedia data coding method and device

    CN113573065A

  • Data recording system, vehicle, configuration method and computer program product

    CN115953860A

  • Storage device for automatic driving and operating method thereof

    CN116136745A