Multi-output high-voltage pulse synchronization device
By adopting a multi-output high-voltage pulse synchronization device in the power system, using a field programmable gate array, communication module and MOSFET module, the problems of limited amplitude and width of multiple-output high-voltage pulses and low signal delay accuracy in the prior art are solved, and flexible pulse width and delay configuration is realized, saving external equipment and time.
Patent Information
- Application Number
- CN202421444657.2
- Authority / Receiving Office
- CN · China
- Patent Type
- Utility models(China)
- Current Assignee / Owner
- Filing Date
- 2024-06-24
- Publication Date
- 2025-04-18
- Estimated Expiration
- 2034-06-24
AI Technical Summary
In the prior art, when the device receives a trigger pulse, the amplitude and width of the multi-channel output high voltage pulses are limited, and the signal delay accuracy is not high, resulting in the need to add additional circuits or equipment to adjust when conducting high voltage pulse amplitude or width experiments, which is troublesome to operate.
A multi-output high-voltage pulse synchronization device is adopted, including a field programmable gate array, power supply module, communication module, multiple sets of MOSFET modules and host computers. The field programmable gate array monitors pulse input and controls multiple pulse outputs. The communication module communicates with the upper computer to set the pulse width and delay data in the channel register. Multiple groups of MOSFET modules amplify or convert the pulse signal output.
Through the upper computer configuration, the pulse width and delay pulse required for output can be set, greatly saving external equipment and time, and improving signal delay accuracy and flexibility of pulse amplitude and width.
Smart Images

Figure CN222776196U_ABST
Abstract
Description
Technical Field
[0001] The utility model relates to the field of electric power systems, in particular to a high-voltage pulse synchronization device with multiple outputs. Background Art
[0002] In the prior art, when a device receives a trigger pulse, the high-level voltage amplitude of the multi-channel output pulses sent simultaneously by the device is limited, the pulse width is fixed, and the signal delay accuracy is not high. This results in the need to add additional circuits or equipment for adjustment if one wants to conduct experiments on high-voltage pulse amplitude or wide pulse voltage width, which is cumbersome to operate. To this end, we propose a multi-channel high-voltage pulse synchronization device. Utility Model Content
[0003] The main purpose of the utility model is to provide a high voltage pulse synchronization device with multiple outputs to solve the problems raised in the background technology.
[0004] To achieve the above-mentioned purpose, the technical solution adopted by the utility model is: a multi-channel high-voltage pulse synchronization device, including a field programmable gate array, a power module, a communication module, a plurality of groups of MOSFET modules, and a host computer. The field programmable gate array is used to monitor pulse input and control multi-channel pulse output. The communication module is used to connect the communication between the field programmable gate array and the host computer, convert the signals of the host computer and the signals of the field programmable gate array to each other, so that the two can communicate. The plurality of groups of MOSFET modules amplify or convert the multi-channel output pulse signals of the field programmable gate array and output them. The power module is electrically connected to the field programmable gate array, the communication module, and the plurality of groups of MOSFET modules respectively to supply power to the field programmable gate array, the communication module, and the plurality of groups of MOSFET modules.
[0005] Preferably, the field programmable gate array is a central controller for monitoring pulse input and controlling multiple pulse outputs. When the field programmable gate array receives a pulse signal input from an interface, the field programmable gate array controls the output of the pulse signal to multiple output channels.
[0006] Preferably, the field programmable gate array is provided with a register for each channel, and the register stores information on whether the channel turns on or off the output pulse, the width of the output pulse, and the delay of the output pulse.
[0007] Preferably, the field programmable gate array communicates with the host computer through the communication module to set the data in each channel register, including the information set by the user in the host computer. For example: the pulse width time is set to 100ns or 200ms, the pulse delay time is set to 10ns, etc. The host computer transmits this information to the field programmable gate array through the communication module, and the field programmable gate array stores it in the corresponding register after calculation and analysis.
[0008] Preferably, the field programmable gate array reads the pulse delay and pulse width data stored in the register of the field programmable gate array according to the program settings, and after calculation and conversion, adjusts the adjustable delay unit and adjustable pulse width time unit of the corresponding channel. When the field programmable gate array receives an input pulse signal, it can output a high-voltage pulse signal with corresponding width and corresponding delay.
[0009] Preferably, the adjustable pulse width time unit uses a field programmable gate array to obtain the host computer time information (T), and uses a configurable clock cycle (Tc) unit and a programmable time (Td) unit to output an adjustable pulse width (Tw) signal, and then drives the output high-voltage pulse signal through multiple groups of MOSFETs. The calculation formula is as follows:
[0010] Tw=T / Tc*Tc+T%Tc*Td.
[0011] Preferably, multiple groups of MOSFET drivers output high-voltage pulse signals, which are output to the MOSFET driver using a field programmable gate array, and the power supply of the MOSFET driver uses an external driving voltage, which can output high-voltage pulse signals.
[0012] The utility model has the following beneficial effects:
[0013] The utility model discloses a high-voltage pulse synchronization device with multiple outputs. The pulse width and delayed pulse required for the output can be set only through the configuration of a host computer, thereby greatly saving external equipment and time. BRIEF DESCRIPTION OF THE DRAWINGS
[0014] Figure 1 The utility model is a block diagram of the operating principle of a multi-channel output pulse synchronization device with adjustable voltage amplitude and pulse width. DETAILED DESCRIPTION
[0015] In order to make the above-mentioned purposes, features and advantages of the utility model more obvious and easy to understand, the specific implementation methods of the utility model are described in detail below in conjunction with the accompanying drawings. In the following description, many specific details are set forth to facilitate a full understanding of the utility model. However, the utility model can be implemented in many other ways different from those described herein, and those skilled in the art can make similar improvements without violating the connotation of the utility model, so the utility model is not limited by the specific embodiments disclosed below.
[0016] In the present invention, unless otherwise clearly specified and limited, the terms "installed", "connected", "connected", "fixed" and the like should be understood in a broad sense, for example, it can be a fixed connection, a detachable connection, or an integral connection; it can be a mechanical connection or an electrical connection; it can be a direct connection or an indirect connection through an intermediate medium, it can be the internal connection of two elements or the interaction relationship between two elements, unless otherwise clearly defined. For ordinary technicians in this field, the specific meanings of the above terms in the present invention can be understood according to specific circumstances.
[0017] Please refer to Figure 1 As shown, the utility model is a multi-channel high-voltage pulse synchronization device, which uses a field programmable gate array as a central controller, a pulse trigger input is given to the field programmable gate array, and the output of the field programmable gate array is given to multiple output channels. The pulse width and delay data in each channel register are set by communicating with the host computer through a communication module. When the field programmable gate array receives an input pulse signal, it reads the delay data stored in the register according to the setting of the program, outputs the pulse to the PIN pin of each output, and drives the MOSFET module to output a high-voltage pulse signal.
[0018] In this solution, the host computer communicates with the field programmable gate array:
[0019] The host computer and the field programmable gate array communicate with each other using a communication module. The host computer calculates the number of configurable clock cycles of the pulse width and the output pulse voltage amplitude based on the information in the user interface, and transmits these two values to the field programmable gate array through the communication module using a protocol. When the next trigger pulse arrives, the host computer outputs the corresponding pulse width and pulse delay.
[0020] Adjustable voltage output solution:
[0021] According to actual needs, op amp output or comparator output can be used;
[0022] Multiple groups of MOSFET drivers output high-voltage pulse signals, which are output to the MOSFET drivers using a field programmable gate array. The power supply of the MOSFET driver uses an external driving voltage, which can output high-voltage pulse signals.
[0023] In the description of this specification, the description with reference to the terms "one embodiment", "example", "specific example", etc. means that the specific features, structures, materials or characteristics described in conjunction with the embodiment or example are included in at least one embodiment or example of the utility model. In this specification, the schematic representation of the above terms does not necessarily refer to the same embodiment or example. Moreover, the specific features, structures, materials or characteristics described can be combined in any one or more embodiments or examples in a suitable manner.
[0024] The preferred embodiments of the utility model disclosed above are only used to help explain the utility model. The preferred embodiments do not describe all the details in detail, nor do they limit the utility model to only specific implementation methods. Obviously, many modifications and changes can be made according to the content of this specification. This specification selects and specifically describes these embodiments in order to better explain the principles and practical applications of the utility model, so that technicians in the relevant technical field can well understand and use the utility model. The utility model is limited only by the claims and their full scope and equivalents.
Claims
1. A high voltage pulse synchronization device with multiple outputs, characterized in that: It includes a field programmable gate array, a power module, a communication module, multiple groups of MOSFET modules, and a host computer. The field programmable gate array is used to monitor pulse input and control multiple pulse outputs. The communication module is used to connect the communication between the field programmable gate array and the host computer, convert the signals of the host computer and the signals of the field programmable gate array to each other, and allow communication between the two. The multiple groups of MOSFET modules amplify or convert the multi-channel output pulse signals of the field programmable gate array and output them. The power module is electrically connected to the field programmable gate array, the communication module, and the multiple groups of MOSFET modules respectively to supply power to the field programmable gate array, the communication module, and the multiple groups of MOSFET modules.
2. A multi-output high voltage pulse synchronization device according to claim 1, characterized in that: The field programmable gate array is a central controller used to monitor pulse input and control multiple pulse outputs. When the field programmable gate array receives a pulse signal input from an interface, the field programmable gate array controls the output of the pulse signal to multiple output channels.
3. A multi-channel high voltage pulse synchronization device according to claim 2, characterized in that: The field programmable gate array is provided with a register for each channel, and the register stores information on whether the channel turns on or off the output pulse, the width of the output pulse, and the delay of the output pulse.
4. A multi-channel high voltage pulse synchronization device according to claim 3, characterized in that: The field programmable gate array communicates with the host computer through the communication module to set the data in each channel register, including the information required by the user set in the host computer.
5. A multi-channel high voltage pulse synchronization device according to claim 4, characterized in that: The field programmable gate array reads the pulse delay and pulse width data stored in the register of the field programmable gate array according to the program settings, and after calculation and conversion, adjusts the adjustable delay unit and adjustable pulse width time unit of the corresponding channel. When the field programmable gate array receives an input pulse signal, it can output a high-voltage pulse signal with corresponding width and corresponding delay.
6. A multi-channel high voltage pulse synchronization device according to claim 5, characterized in that: The adjustable pulse width time unit uses a field programmable gate array to obtain the time information of the host computer, uses a configurable clock cycle unit and a programmable time unit, outputs an adjustable pulse width signal, and then drives the output high-voltage pulse signal through multiple groups of MOSFETs. The calculation formula is as follows: Tw=T / Tc*Tc+T%Tc*Td.
7. A multi-channel high voltage pulse synchronization device according to claim 6, characterized in that: Multiple groups of MOSFET drivers output high-voltage pulse signals, which are output to the MOSFET driver using a field programmable gate array. The power supply of the MOSFET driver uses an external driving voltage to output a high-voltage pulse signal.