BMS system architecture applied to AGV

By using a three-way independent output BMS system architecture and utilizing MOSFETs to control battery output and charging, the problem of high power consumption of AGV batteries in standby mode is solved, enabling long-term standby time and cost reduction.

CN223829047UActive Publication Date: 2026-01-23PHYLION BATTERY CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202520340687.7
Authority / Receiving Office
CN · China
Patent Type
Utility models(China)
Current Assignee / Owner
Filing Date
2025-02-28
Publication Date
2026-01-23
Estimated Expiration
2035-02-28

AI Technical Summary

Technical Problem

The existing BMS system of AGV consumes a large amount of power from the entire battery pack in standby mode, which prevents the battery from being used for a long time and results in energy waste.

Method used

The BMS system adopts a three-way independent output architecture, including a main circuit, a charging circuit, and an auxiliary circuit. Each circuit is connected to an integrated chip module, and the output and charging of the battery are controlled by a series MOSFET, thereby reducing the normal power consumption of the system.

Benefits of technology

It effectively reduces the power consumption of the BMS system, enabling the battery to standby for a longer period of time, improving the battery's standby time, and reducing system operation and maintenance costs.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN223829047U_ABST
    Figure CN223829047U_ABST
Patent Text Reader

Abstract

The utility model discloses a BMS system architecture applied to an AGV, which comprises a battery pack, an integrated chip module, a main loop, a charging loop and an auxiliary loop, the main loop comprises a discharging loop driving module and a main loop current acquisition module, and the charging loop comprises a charging loop driving module and a charging loop current acquisition module. The auxiliary loop comprises an auxiliary loop driving module and an auxiliary loop current acquisition module. The discharge loop driving module is connected with the positive end of the battery pack and used for driving the battery pack to output. And the charging loop driving module is connected in series with the discharging loop driving module and is used for driving the battery pack to charge. And the auxiliary loop driving module is connected in series with the discharging loop driving module and is used for driving the battery pack to supply power to the complete machine accessory system.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] This utility model relates to the field of battery management technology, specifically to a BMS system architecture applied to AGVs. Background Technology

[0002] With the rapid development of industrial automation in recent years, AGVs will be better able to adapt to complex products and production environments in the manufacturing industry, leading to their wider adoption and application. In the logistics industry, AGVs will further improve warehousing and distribution efficiency, better meeting the demands of rapidly developing e-commerce. AGVs will also find broader applications in fields such as healthcare and public transportation, further enhancing service and efficiency.

[0003] The existing AGV BMS system architecture adopts an integrated control unit. The BMS integrated unit integrates battery voltage, temperature, current sampling, balancing, etc., and the power circuit uses relay control. The internal integrated DC-DC module outputs 12V to drive the relay. When the BMS system keeps the relay output closed when the vehicle is idle, the AGV is in standby mode. The BMS consumes 100~200mA of power from the entire battery pack, which means that the battery cannot be idle for a long time and wastes energy. Utility Model Content

[0004] To overcome the above-mentioned shortcomings, the purpose of this utility model is to provide a BMS system architecture for AGVs, so as to solve the problem mentioned in the background art that AGV batteries cannot be left idle for a long time, thus wasting electrical energy and causing over-discharge of batteries.

[0005] To achieve the above objectives, the technical solution adopted by this utility model is a BMS system architecture applied to AGVs, including a battery pack, an integrated chip module, a main circuit, a charging circuit, and an auxiliary circuit, wherein:

[0006] The main circuit is connected to the overall machine's electronic control system and motor, the charging circuit is connected to an external charger, and the auxiliary circuit is connected to the overall machine's accessory system. The integrated chip module is connected to the main circuit, the charging circuit, and the auxiliary circuit, respectively.

[0007] The main circuit includes a discharge circuit drive module and a main circuit current acquisition module, the charging circuit includes a charging circuit drive module and a charging circuit current acquisition module, and the auxiliary circuit includes an auxiliary circuit drive module and an auxiliary circuit current acquisition module.

[0008] The total current acquisition circuit module, the main circuit current acquisition module, the charging circuit current acquisition module, and the auxiliary circuit current acquisition module are all located on the negative terminal side of the battery, and are used to acquire current information and transmit it to the integrated chip module.

[0009] The discharge circuit drive module is connected to the positive terminal of the battery pack and is used to drive the battery pack to output power. The charging circuit drive module is connected in series with the discharge circuit drive module and is used to drive the battery pack to charge. The auxiliary circuit drive module is connected in series with the discharge circuit drive module and is used to drive the battery pack to supply power to the overall accessory system.

[0010] Optionally, the total current acquisition circuit module includes a first resistor, a second resistor, and a first sampling resistor. A first terminal of the first sampling resistor is connected to the negative terminal of the battery pack, and a second terminal is grounded. One end of the first resistor is connected to the integrated chip, and the other end is connected to the first terminal of the sampling resistor. One end of the second resistor is connected to the integrated chip, and the other end is connected to the second terminal of the sampling resistor RS20.

[0011] Optionally, a secondary protection drive module is also included, comprising a third resistor, a first MOSFET, and a three-terminal fuse. The three-terminal fuse is connected to the positive terminal of the battery pack, the gate of the first MOSFET is connected in series with the third resistor and to the integrated chip, the source of the first MOSFET is grounded, and the drain is connected to the heating terminal of the three-terminal fuse.

[0012] Optionally, the discharge circuit drive module includes a fourth resistor, a fifth resistor, a sixth resistor, a seventh resistor, a first Zener diode, a second Zener diode, a second MOSFET, a third MOSFET, a first TVS diode, and a second TVS diode.

[0013] The source of the second MOSFET is connected to the three-terminal fuse, its gate is connected in series with the fifth resistor and to the integrated chip, and its drain is connected to the drain of the third MOSFET. The gate of the third MOSFET Q7 is connected in series with the seventh resistor and to the integrated chip, and its source is connected to the main circuit. The first TVS diode is connected in parallel to the source and drain of the second MOSFET, and the second TVS diode is connected in parallel to the source and drain of the second MOSFET. The fourth resistor and the first Zener diode are both connected in parallel between the source of the second MOSFET and the integrated chip. The sixth resistor and the second Zener diode are both connected in parallel between the source of the third MOSFET and the integrated chip.

[0014] Optionally, the charging circuit driving module 300 includes an eighth resistor, a ninth resistor, a third Zener diode, a fourth MOSFET, and a third TVS diode. The drain of the fourth MOSFET is connected to the drain of the second MOSFET, its gate is connected in series with the ninth resistor and to the integrated chip, and its source is connected to the charging circuit C+. The eighth resistor and the third Zener diode are both connected in parallel between the source of the fourth MOSFET and the integrated chip. The third TVS diode is connected in parallel to the source and drain of the fourth MOSFET.

[0015] Optionally, the auxiliary circuit drive module includes a ninth resistor, a tenth resistor, a fourth Zener diode, a fifth MOSFET, and a first diode. The drain of the fifth MOSFET is connected to the drain of the fourth MOSFET, the gate is connected in series with the tenth resistor and to the integrated chip, and the source is connected to the auxiliary circuit AUX+.

[0016] Optionally, the main circuit current acquisition module includes an eleventh resistor, a twelfth resistor, a second sampling resistor, and a first operational amplifier. The first terminal of the second sampling resistor is connected to the second terminal of the first sampling resistor, and the second terminal is connected to the main circuit P-. The anode input pin of the first operational amplifier is connected in series with the eleventh resistor and to the first terminal of the second sampling resistor; the cathode input pin is connected in series with the twelfth resistor and to the second terminal of the second sampling resistor; the output pin is connected to the integrated chip; the positive power supply pin is connected to the power supply terminal; and the negative power supply pin is grounded.

[0017] Optionally, the charging circuit current acquisition module includes a thirteenth resistor, a fourteenth resistor, a third sampling resistor, and a second operational amplifier. The first end of the third sampling resistor is connected to the second end of the first sampling resistor, and the second end is connected to the charging circuit C-. The anode input pin of the second operational amplifier is connected in series with the thirteenth resistor and to the first end of the third sampling resistor; the cathode input pin is connected in series with the fourteenth resistor and to the second end of the third sampling resistor; the output pin is connected to the integrated chip; the positive power supply pin is connected to the power supply terminal VDD; and the negative power supply pin is grounded.

[0018] Optionally, the auxiliary circuit current acquisition module includes a fifteenth resistor, a sixteenth resistor, a fourth sampling resistor, and a third operational amplifier. The first end of the fourth sampling resistor is connected to the second end of the first sampling resistor, and the second end is connected to the auxiliary circuit. The anode input pin of the third operational amplifier is connected in series with the fifteenth resistor and to the first end of the fourth sampling resistor; the cathode input pin is connected in series with the sixteenth resistor and to the second end of the fourth sampling resistor; the output pin is connected to the integrated chip; the positive power supply pin is connected to the power supply terminal VDD; and the negative power supply pin is grounded. Attached Figure Description

[0019] Figure 1This is a circuit schematic diagram of an embodiment of the present invention;

[0020] In the picture:

[0021] 100. Battery pack; 120. Integrated chip module; 121. Total current acquisition circuit module; 200. Discharge circuit drive module; 201. Main circuit current acquisition module; 300. Charging circuit drive module; 301. Charging circuit current acquisition module; 400. Auxiliary circuit drive module; 401. Auxiliary circuit current acquisition module; 500. CAN communication module; 600. Switch wake-up module. Detailed Implementation

[0022] The preferred embodiments of the present invention will now be described in detail with reference to the accompanying drawings, so that the advantages and features of the present invention can be more easily understood by those skilled in the art, thereby making a clearer and more definite definition of the scope of protection of the present invention.

[0023] refer to Figure 1 , Figure 1 The diagram shows a circuit schematic of a BMS system architecture for AGVs provided by an embodiment of the present invention.

[0024] like Figure 1 As shown, the technical solution provided in this application is a BMS system architecture applied to AGVs, including a battery pack 100, an integrated chip module 120, a main circuit, a charging circuit, and an auxiliary circuit, wherein:

[0025] The main circuit is connected to the overall machine's electronic control system and motor, the charging circuit is connected to an external charger, and the auxiliary circuit is connected to the overall machine's accessory system. The integrated chip module 120 is connected to the main circuit, charging circuit, and auxiliary circuit respectively.

[0026] The main circuit includes a discharge circuit drive module 200 and a main circuit current acquisition module 201; the charging circuit includes a charging circuit drive module 300 and a charging circuit current acquisition module 301; and the auxiliary circuit includes an auxiliary circuit drive module 400 and an auxiliary circuit current acquisition module 401.

[0027] The total current acquisition circuit module 121, the main circuit current acquisition module 201, the charging circuit current acquisition module 301, and the auxiliary circuit current acquisition module 401 are all located on the negative terminal side of the battery to acquire current information and transmit it to the integrated chip module 120.

[0028] The discharge circuit drive module 200 is connected to the positive terminal of the battery pack 100 and is used to drive the battery pack 100 to output power. The charging circuit drive module 300 is connected in series with the discharge circuit drive module 200 and is used to drive the battery pack 100 to charge power. The auxiliary circuit drive module 400 is connected in series with the discharge circuit drive module 200 and is used to drive the battery pack 100 to supply power to the entire machine accessory system.

[0029] This application provides a BMS system architecture for AGVs. The BMS system architecture is based on three independent outputs: the main circuit P+ connects to the overall machine's electronic control and motor, the charging circuit C+ connects to the external charger, and the auxiliary circuit AUX+ connects to the overall machine's accessory systems. By arranging charging MOS and discharging MOS in series at the positive terminal of the battery to form the main circuit to control whether the battery outputs power, and then connecting a MOS in series from the middle of the main circuit to control whether the battery charges, and another MOS in series to control whether the battery supplies power to the overall machine's accessory systems, the BMS with this architecture design consumes less than 15mA under normal battery output, which is much less than the power consumption of the relay architecture design (for the relay architecture design, based on a 48V system, the main circuit relay power supply is 6W, and the calculated power consumption of the 48V system is 125mA when outputting). This solves the problem of high battery power consumption and inability to be left on the vehicle for a long time in the existing AGV market BMS systems. This BMS system greatly improves the battery standby time and reduces the system operation and maintenance costs.

[0030] Specifically, it also includes a CAN communication module 500 and a switch wake-up module 600. The output of the CAN communication module 500 is connected to the CAN_TX and CAN_RX ports of the integrated chip ASIC1, and the inputs are CAN-H and CAN-L, used to receive messages. The output of the switch wake-up module 600 is connected to the DSW_SW port of the integrated chip ASIC1, and the inputs are PSW+ and PSW-.

[0031] In some embodiments, reference Figure 1 The total current acquisition circuit module 121 includes a first resistor R1, a second resistor R2, and a first sampling resistor RS20. The first terminal of the first sampling resistor RS20 is connected to the negative terminal of the battery pack, and the second terminal is grounded. One end of the first resistor R1 is connected to the integrated chip ASIC1, and the other end is connected to the first terminal of the sampling resistor RS20. One end of the second resistor R2 is connected to the integrated chip ASIC1, and the other end is connected to the second terminal of the sampling resistor RS20, used to acquire the total current of the battery system.

[0032] In some embodiments, reference Figure 1The discharge circuit drive module 200 includes a fourth resistor R13, a fifth resistor R14, a sixth resistor R16, a seventh resistor R17, a first Zener diode D4, a second Zener diode D5, a second MOSFET Q6, a third MOSFET Q7, a first TVS diode D1, and a second TVS diode D2.

[0033] The source of the second MOSFET Q6 is connected to the three-terminal fuse F1, and its gate is connected in series with the fifth resistor R14 to the CHG port of the integrated chip ASIC1. Its drain is connected to the drain of the third MOSFET Q7. The gate of the third MOSFET Q7 is connected in series with the seventh resistor R17 to the DSG port of the integrated chip ASIC1, and its source is connected to the P+ of the main circuit. The first TVS diode D1 is connected in parallel to the source and drain of the second MOSFET Q6, and the second TVS diode D2 is connected in parallel to the source and drain of the second MOSFET Q7. The fourth resistor R13 and the first Zener diode D4 are both connected in parallel between the source of the second MOSFET Q6 and the integrated chip ASIC1. The sixth resistor R16 and the second Zener diode D5 are both connected in parallel between the source of the third MOSFET Q7 and the integrated chip ASIC1.

[0034] For example, when the inputs PSW+ and PSW- of the switch wake-up module 600 are shorted, the DIG_SW output is valid. The integrated chip module 120 detects that the DIG_SW signal is valid, and the auxiliary circuit control module 400 outputs a valid signal. The whole machine electronic control sends a message through the CANH / CANL wiring, the CAN communication module 500 receives the message, and the integrated chip module 120 parses the message and determines that the power-on command is valid. It first outputs a high level on CHG to turn on the main circuit charging MOS, and then outputs a high level on DSG to turn on the main circuit discharging MOS, so that the battery outputs power to the electronic control.

[0035] In some embodiments, reference Figure 1 The charging circuit drive module 300 includes an eighth resistor R18, a ninth resistor R19, a third Zener diode D6, a fourth MOSFET Q8, and a third TVS diode D3. The drain of the fourth MOSFET Q8 is connected to the drain of the second MOSFET Q6, its gate is connected in series with the ninth resistor R19 and to the integrated chip ASIC1, and its source is connected to the charging circuit C+. The eighth resistor R18 and the third Zener diode D6 are both connected in parallel between the source of the fourth MOSFET Q8 and the CH_DSG of the integrated chip ASIC1. The third TVS diode D3 is connected in parallel to the source and drain of the fourth MOSFET Q8.

[0036] For example, when the charger sends a message through the CANH / CANL wiring, the CAN communication module 500 receives the message, and the integrated chip module 120 parses the message and determines that the charger is connected effectively. After message interaction, CH_DSG outputs a high level to turn on the charging circuit MOS, and the external charger can be connected for charging.

[0037] In some embodiments, reference Figure 1 The auxiliary circuit drive module 400 includes a ninth resistor R9, a tenth resistor R10, a fourth Zener diode D7, a fifth MOSFET Q5, and a first diode D8. The drain of the fifth MOSFET Q5 is connected to the drain of the fourth MOSFET Q8, the gate is connected in series with the tenth resistor R10 and connected to the AUX_DSG port of the integrated chip ASIC1, and the source is connected to the auxiliary circuit AUX+.

[0038] For example, when the input PSW+ and PSW- of the switch wake-up module 600 are shorted, the DIG_SW output is valid. The integrated chip module 120 detects that the DIG_SW signal is valid, and the AUX_DSG output of the integrated chip module 120 is high-level to turn on the MOS of the circuit, and the auxiliary circuit output can supply power to the auxiliary components of the whole machine.

[0039] In some embodiments, reference Figure 1 The main circuit current acquisition module 201 includes an eleventh resistor R3, a twelfth resistor R4, a second sampling resistor RS21, and a first operational amplifier U2A. The first terminal of the second sampling resistor RS21 is connected to the second terminal of the first sampling resistor RS20, and the second terminal is connected to the main circuit P-. The anode input pin of the first operational amplifier U2A is connected in series with the eleventh resistor R3 and to the first terminal of the second sampling resistor RS21; the cathode input pin is connected in series with the twelfth resistor R4 and to the second terminal of the second sampling resistor RS21; the output pin is connected to the P_CUR port of the integrated chip ASIC1; the positive power supply pin is connected to the power supply terminal VDD; and the negative power supply pin is grounded, used for acquiring the main circuit discharge current.

[0040] In some embodiments, reference Figure 1 The charging circuit current acquisition module 301 includes a thirteenth resistor R5, a fourteenth resistor R6, a third sampling resistor RS22, and a second operational amplifier U3A. The first terminal of the third sampling resistor RS22 is connected to the second terminal of the first sampling resistor RS20, and the second terminal is connected to the charging circuit C-. The anode input pin of the second operational amplifier U3A is connected in series with the thirteenth resistor R5 and to the first terminal of the third sampling resistor RS22. The cathode input pin is connected in series with the fourteenth resistor R6 and to the second terminal of the third sampling resistor RS22. The output pin is connected to the PUCGH_CUR port of the integrated chip ASIC1. The positive power supply pin is connected to the power supply terminal VDD, and the negative power supply pin is grounded, used to acquire the charging current of the charging circuit.

[0041] In some embodiments, reference Figure 1The auxiliary circuit current acquisition module 401 includes a fifteenth resistor R7, a sixteenth resistor R8, a fourth sampling resistor RS23, and a third operational amplifier U1A. The first terminal of the fourth sampling resistor RS23 is connected to the second terminal of the first sampling resistor RS20, and the second terminal is connected to the auxiliary circuit AUX-. The anode input pin of the third operational amplifier U1A is connected in series with the fifteenth resistor R7 and to the first terminal of the fourth sampling resistor RS23; the cathode input pin is connected in series with the sixteenth resistor R8 and to the second terminal of the fourth sampling resistor RS23; the output pin is connected to the AUX_CUR port of the integrated chip ASIC1; the positive power supply pin is connected to the power supply terminal VDD; and the negative power supply pin is grounded, used for acquiring the discharge current of the auxiliary circuit.

[0042] In some embodiments, reference Figure 1 It also includes a secondary protection drive module 130, which includes a third resistor R15, a first MOSFET Q9, and a three-terminal fuse F1. The three-terminal fuse F1 is connected to the positive terminal of the battery pack. The gate of the first MOSFET Q9 is connected in series with the third resistor R15 and is connected to the Snd_Prot port of the integrated chip ASIC1. The source is grounded and the drain is connected to the heating end of the three-terminal fuse F1.

[0043] For example, the three-terminal fuse F1 and the first MOSFET Q9 in the circuit form a series circuit. When the battery experiences severe overvoltage, the Snd_Prot output of the integrated chip module 120 is high, the MOSFET is turned on, and the three-terminal fuse is triggered to heat up and melt, thus protecting and cutting off the circuit.

[0044] The above embodiments are only for illustrating the technical concept and features of this utility model. Their purpose is to enable those skilled in the art to understand the content of this utility model and implement it. They cannot be used to limit the protection scope of this utility model. All equivalent changes or modifications made in accordance with the spirit and essence of this utility model should be covered within the protection scope of this utility model.

Claims

1. A BMS system architecture for AGVs, characterized in that, It includes a battery pack, integrated chip module, main circuit, charging circuit, and auxiliary circuit, among which: The main circuit is connected to the overall machine's electronic control and motor, the charging circuit is connected to an external charger, and the auxiliary circuit is connected to the overall machine's accessory system; the integrated chip module is connected to the main circuit, the charging circuit, and the auxiliary circuit respectively. The main circuit includes a discharge circuit drive module and a main circuit current acquisition module, the charging circuit includes a charging circuit drive module and a charging circuit current acquisition module, and the auxiliary circuit includes an auxiliary circuit drive module and an auxiliary circuit current acquisition module. The total current acquisition circuit module, the main circuit current acquisition module, the charging circuit current acquisition module, and the auxiliary circuit current acquisition module are all located on the negative terminal side of the battery, and are used to acquire current information and transmit it to the integrated chip module. The discharge circuit drive module is connected to the positive terminal of the battery pack and is used to drive the battery pack to output power; the charging circuit drive module is connected in series with the discharge circuit drive module and is used to drive the battery pack to charge; the auxiliary circuit drive module is connected in series with the discharge circuit drive module and is used to drive the battery pack to supply power to the complete machine accessory system.

2. The BMS system architecture applied to AGV according to claim 1, characterized in that, The total current acquisition circuit module includes a first resistor, a second resistor, and a first sampling resistor; the first end of the first sampling resistor is connected to the negative terminal of the battery pack, and the second end is grounded; one end of the first resistor is connected to the integrated chip, and the other end is connected to the first end of the sampling resistor; one end of the second resistor is connected to the integrated chip, and the other end is connected to the second end of the sampling resistor RS20.

3. The BMS system architecture applied to AGV according to claim 2, characterized in that, It also includes a secondary protection drive module, which includes a third resistor, a first MOSFET and a three-terminal fuse; the three-terminal fuse is connected to the positive terminal of the battery pack, the gate of the first MOSFET is connected in series with the third resistor and to the integrated chip, the source is grounded, and the drain is connected to the heating end of the three-terminal fuse.

4. The BMS system architecture applied to AGV according to claim 3, characterized in that, The discharge circuit drive module includes a fourth resistor, a fifth resistor, a sixth resistor, a seventh resistor, a first Zener diode, a second Zener diode, a second MOSFET, a third MOSFET, a first TVS diode, and a second TVS diode. The source of the second MOSFET is connected to the three-terminal fuse, the gate is connected in series with the fifth resistor and to the integrated chip, and the drain is connected to the drain of the third MOSFET. The gate of the third MOSFET Q7 is connected in series with the seventh resistor and to the integrated chip, and the source is connected to the main circuit. The first TVS diode is connected in parallel to the source and drain of the second MOSFET, and the second TVS diode is connected in parallel to the source and drain of the second MOSFET. The fourth resistor and the first Zener diode are both connected in parallel between the source of the second MOSFET and the integrated chip. The sixth resistor and the second Zener diode are both connected in parallel between the source of the third MOSFET and the integrated chip.

5. The BMS system architecture applied to AGVs according to claim 4, characterized in that, The charging circuit driving module includes an eighth resistor, a ninth resistor, a third Zener diode, a fourth MOSFET, and a third TVS diode. The drain of the fourth MOSFET is connected to the drain of the second MOSFET, the gate is connected in series with the ninth resistor and to the integrated chip, and the source is connected to the charging circuit C+. The eighth resistor and the third Zener diode are both connected in parallel between the source of the fourth MOSFET and the integrated chip. The third TVS diode is connected in parallel to the source and drain of the fourth MOSFET.

6. The BMS system architecture applied to AGV according to claim 5, characterized in that, The auxiliary circuit drive module includes a ninth resistor, a tenth resistor, a fourth Zener diode, a fifth MOSFET, and a first diode; the drain of the fifth MOSFET is connected to the drain of the fourth MOSFET, the gate is connected in series with the tenth resistor and to the integrated chip, and the source is connected to the auxiliary circuit AUX+.

7. The BMS system architecture applied to AGV according to claim 3, characterized in that, The main circuit current acquisition module includes an eleventh resistor, a twelfth resistor, a second sampling resistor, and a first operational amplifier; the first end of the second sampling resistor is connected to the second end of the first sampling resistor, and the second end is connected to the main circuit P-; the anode input pin of the first operational amplifier is connected in series with the eleventh resistor and the first end of the second sampling resistor, the cathode input pin is connected in series with the twelfth resistor and the second end of the second sampling resistor, the output pin is connected to the integrated chip, the positive power supply pin is connected to the power supply terminal, and the negative power supply pin is grounded.

8. The BMS system architecture applied to AGV according to claim 3, characterized in that, The charging circuit current acquisition module includes a thirteenth resistor, a fourteenth resistor, a third sampling resistor, and a second operational amplifier; the first end of the third sampling resistor is connected to the second end of the first sampling resistor, and the second end is connected to the charging circuit C-; the anode input pin of the second operational amplifier is connected in series with the thirteenth resistor and the first end of the third sampling resistor, the cathode input pin is connected in series with the fourteenth resistor and the second end of the third sampling resistor, the output pin is connected to the integrated chip, the positive power supply pin is connected to the power supply terminal VDD, and the negative power supply pin is grounded.

9. The BMS system architecture applied to AGV according to claim 3, characterized in that, The auxiliary circuit current acquisition module includes a fifteenth resistor, a sixteenth resistor, a fourth sampling resistor, and a third operational amplifier; the first end of the fourth sampling resistor is connected to the second end of the first sampling resistor, and the second end is connected to the auxiliary circuit; the anode input pin of the third operational amplifier is connected in series with the fifteenth resistor and the first end of the fourth sampling resistor, the cathode input pin is connected in series with the sixteenth resistor and the second end of the fourth sampling resistor, the output pin is connected to the integrated chip, the positive power supply pin is connected to the power supply terminal VDD, and the negative power supply pin is grounded.