PCB terminal blocks

JP1805270SActive Publication Date: 2025-08-05OSADA
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
JP2024027001D
Authority / Receiving Office
JP · JP
Patent Type
Designs
Current Assignee / Owner
Filing Date
2024-12-26
Publication Date
2025-08-05
Estimated Expiration
2049-12-26

Smart Images

  • Figure 0001805270000001
    Figure 0001805270000001
  • Figure 0001805270000002
    Figure 0001805270000002
  • Figure 0001805270000003
    Figure 0001805270000003
Patent Text Reader

Abstract

This terminal block is a screw-type, surface-mount type that is mounted on a printed circuit board and used for relay connections of electrical wires. It comprises an insulating body with a base portion corresponding to the number of poles; conductive fittings with downwardly extending leads secured to each base portion; and terminal screws fastened to each conductive fitting. The conductive fittings are arranged in two configurations: one with the leads positioned toward the front and one with the leads positioned toward the rear. These configurations are alternated between adjacent poles, resulting in a staggered lead arrangement across the entire terminal block, as shown in the bottom view. Each lead has an L-shaped bent bottom, as shown in the cross-sectional views of lines AA and BB, showing the state of use. The bottoms of these leads are surface-mounted to the printed circuit board. The staggered lead arrangement allows for increased clearance and creepage distances, thereby enabling a smaller inter-terminal pitch.
Need to check novelty before this filing date? Find Prior Art