Semiconductor Device
A dual-container structure with coolant-filled spaces addresses the temperature rise issue in semiconductor devices by efficiently dissipating heat through insulation and thermal conductivity, improving thermal management.
Patent Information
- Application Number
- JP2021154194
- Authority / Receiving Office
- JP · JP
- Patent Type
- Patents
- Current Assignee / Owner
- Filing Date
- 2021-09-22
- Publication Date
- 2024-12-23
- Estimated Expiration
- 2041-09-22
AI Technical Summary
The challenge of suppressing temperature rise in semiconductor devices, particularly in power modules, remains unsolved in existing technologies.
The semiconductor device incorporates a dual-container structure with an outer and inner container, separated by insulating films and filled with a coolant to efficiently dissipate heat, while maintaining electrical insulation and thermal conductivity.
This design effectively reduces temperature rise by utilizing a coolant-filled space to dissipate heat generated by semiconductor elements and bus bars, enhancing thermal management and reducing the risk of coolant exposure to internal components.
Smart Images
Figure 0007604347000001 
Figure 0007604347000002 
Figure 0007604347000003
Abstract
Description
[Technical field]
[0001] The embodiments relate to a semiconductor device. [Background technology]
[0002] Power modules are known as semiconductor devices that achieve high output. A power module is configured as a single package in which multiple power semiconductors are integrated. [Prior art documents] [Patent documents]
[0003] [Patent Document 1] Patent No. 6696380 [Patent Document 2] Patent No. 6384609 [Patent Document 3] Patent No. 5273101 Summary of the Invention [Problem to be solved by the invention]
[0004] To suppress a temperature rise in a semiconductor device. [Means for solving the problem]
[0005] A semiconductor device according to an embodiment includes a first container, a second container fixed in the first container, and a semiconductor element provided in the second container. The second container includes a lower portion, a side portion, and an upper portion. The side portion is provided on the lower portion and includes a first metal member covered with a first insulator. The upper portion is provided on the side portion and is fixed to the first container. The lower portion and the side portion are spaced apart from the first container. The upper portion of the second container includes a second metal member and a second insulator disposed on the second metal member. The second container further includes a conductor having a first end disposed outside the first container and a second end electrically connected to the semiconductor device, the conductor extending on a side within the first container and on the side within the second container. [Brief description of the drawings]
[0006] [Figure 1] 1 is a perspective view showing an external structure of a semiconductor device according to a first embodiment. [Diagram 2] 1 is a circuit diagram showing an example of a circuit configuration of a semiconductor device according to a first embodiment. [Diagram 3] 3 is a cross-sectional view taken along line III-III in FIG. 1, showing an example of a cross-sectional structure of the semiconductor device according to the first embodiment. [Figure 4] 4 is a cross-sectional view taken along line IV-IV in FIG. 3, showing an example of a cross-sectional structure of the semiconductor device according to the first embodiment. [Diagram 5] 5A and 5B are schematic diagrams showing an example of a heat dissipation operation in the semiconductor device according to the first embodiment. [Figure 6] 5A and 5B are schematic diagrams showing an example of a heat dissipation operation in the semiconductor device according to the first embodiment. [Figure 7] FIG. 11 is a cross-sectional view showing an example of a cross-sectional structure of a semiconductor device according to a second embodiment. [Figure 8] 11A and 11B are schematic diagrams showing an example of a heat dissipation operation in a semiconductor device according to a modified example. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
[0007] Hereinafter, embodiments will be described with reference to the drawings. The dimensions and ratios of the drawings are not necessarily the same as those in reality.
[0008] In the following description, components having substantially the same functions and configurations are denoted by the same reference numerals. When elements having similar configurations are to be particularly distinguished from each other, different letters or numbers may be added to the end of the same reference numerals.
[0009] 1. First embodiment The semiconductor device according to the first embodiment will be described.
[0010] The semiconductor device according to the first embodiment is a power module, and is applied to, for example, a power conversion device for a railway vehicle, or an industrial device for a renewable energy power generation system.
[0011] 1.1 Configuration The configuration of the semiconductor device according to the first embodiment will be described.
[0012] 1.1.1 External structure First, the external structure of the semiconductor device according to the first embodiment will be described.
[0013] 1 is a perspective view showing an example of the external structure of a semiconductor device according to a first embodiment. The semiconductor device 1 includes an outer base substrate 10, an outer case 11, and outer lids 12 and 13 as an outer container. The outer container of the semiconductor device 1 houses an inner container (not shown) of the semiconductor device 1. The inner container of the semiconductor device 1 houses a circuit configuration (not shown) including a semiconductor element.
[0014] The outer base substrate 10 is a support having a flat plate-like portion. The outer base substrate 10 corresponds to a lower portion of an external container of the semiconductor device 1. The outer base substrate 10 has, for example, screw holes at the four corners. The outer base substrate 10 can be fixed to an external device (not shown) of the semiconductor device 1 via the screw holes. The outer base substrate 10 includes, for example, copper (Cu) or ceramics. When the outer base substrate 10 includes copper (Cu), it is preferable that the outer base substrate 10 is anti-rust plated.
[0015] An outer case 11 is provided on the upper surface of the outer base substrate 10. The outer case 11 is an insulator having a rectangular cylindrical portion. The outer case 11 corresponds to a side portion of an external container of the semiconductor device 1. The outer case 11 is fixed to the outer base substrate 10. The outer case 11 includes, for example, polyphenylene sulfide (PPS: Poly-Phenylene Sulfide).
[0016] Outer lids 12 and 13 are provided on the upper surface of the outer case 11. The outer lids 12 and 13 are insulators having flat plate-shaped portions. The outer lids 12 and 13 correspond to the upper portion of the external container of the semiconductor device 1. The outer lids 12 and 13 are fixed to the outer case 11. The outer lids 12 and 13 include, for example, PPS.
[0017] By assembling the outer base substrate 10, the outer case 11, and the outer lids 12 and 13 as described above, a space for placing the inner container is formed inside the outer container. In the following description, a plane parallel to the contact surface between the outer base substrate 10 and the outer case 11 is defined as the XY plane. In the XY plane, the long side direction and the short side direction of the outer base substrate 10 are defined as the X direction and the Y direction, respectively. The extension direction of the outer case 11 relative to the outer base substrate 10 is defined as the Z direction or upward direction.
[0018] The semiconductor device 1 further includes a plurality of terminals 41a, 42a, 43a, and 44a.
[0019] Each of the multiple terminals 41a to 44a is an end of a bus bar (not shown) that electrically connects between an external device and an internal circuit configuration of the semiconductor device 1. In the example of Fig. 1, two terminals 41a, two terminals 42a, three terminals 43a, and eight terminals 44a are shown.
[0020] The two terminals 41a are P (Positive) terminals. The two terminals 41a are electrically connected to each other. The two terminals 41a are arranged side by side in the Y direction between the outer case 11 and the outer lid 13.
[0021] The two terminals 42a are N (negative) terminals. The two terminals 42a are electrically connected to each other. The two terminals 42a are arranged side by side in the Y direction between the outer lid 12 and the outer lid 13.
[0022] The three terminals 43a are AC (Alternating Current) terminals. The three terminals 43a are electrically connected to each other. The three terminals 43a are arranged side by side in the Y direction between the outer case 11 and the outer lid 12.
[0023] The eight terminals 44a are control terminals and monitor terminals. The control terminals are, for example, terminals for controlling whether or not a semiconductor element included in the circuit configuration of the semiconductor device 1 is driven. The monitor terminals are, for example, terminals for monitoring electrical characteristics of the circuit configuration of the semiconductor device 1. The eight terminals 44a are electrically insulated from each other. The eight terminals 44a are arranged on two opposing sides of the outer lid 12 in the X direction, four on each side.
[0024] 1.1.2 Circuit configuration Next, the circuit configuration of the semiconductor device according to the first embodiment will be described.
[0025] Fig. 2 is a circuit diagram showing an example of a circuit configuration of the semiconductor device according to the first embodiment. In the example of Fig. 2, the semiconductor device 1 includes transistors Tup and Tlow as internal semiconductor elements.
[0026] The transistors Tup and Tlow are MOS (Metal-Oxide-Semiconductor) transistors. The transistors Tup and Tlow are n-type transistors. The transistors Tup and Tlow are connected in series.
[0027] Specifically, the transistor Tup has a drain terminal connected to a node P, a source terminal connected to a node AC, and a gate terminal connected to a node G1. The transistor Tlow has a drain terminal connected to a node AC, a source terminal connected to a node N, and a gate terminal connected to a node G2. The nodes P, N, and AC correspond to the terminals 41a, 42a, and 43a, respectively. The nodes G1 and G2 correspond to two different control terminals of the terminal 44a, respectively.
[0028] With the above-described configuration, the semiconductor elements inside the semiconductor device 1 can be controlled by a voltage supplied from outside the semiconductor device 1.
[0029] The circuit configuration of the semiconductor device 1 is not limited to the example shown in Fig. 2. For example, the transistors Tup and Tlow may be IGBTs (Insulated-Gate Bipolar Transistors). Although one each of the transistors Tup and Tlow is shown in the example shown in Fig. 2, the circuit configuration is not limited to this. For example, each of the transistors Tup and Tlow may be composed of a plurality of transistors connected in parallel to each other.
[0030] 1.1.3 Cross-sectional structure Next, the cross-sectional structure of the semiconductor device according to the first embodiment will be described.
[0031] Fig. 3 is a cross-sectional view taken along line III-III in Fig. 1, showing an example of the cross-sectional structure of the semiconductor device according to the first embodiment. Fig. 4 is a cross-sectional view taken along line IV-IV in Fig. 3, showing an example of the cross-sectional structure of the semiconductor device according to the first embodiment. Figs. 3 and 4 each show a cross section of the semiconductor device 1 taken along two intersecting planes.
[0032] The semiconductor device 1 further includes an inner base substrate 20, a heat dissipation member 21, an inner case 22, an insulating film 23, an inner lid 24, and an insulating film 25 as an inner container. The semiconductor device 1 further includes a plurality of adhesive members 31, a plurality of wirings 32, a plurality of insulating substrates 33, a plurality of wirings 34, a plurality of adhesive members 35, a plurality of semiconductor elements 36, a plurality of wires 37, and a sealing member 38 as a structure inside the inner container. The plurality of adhesive members 31 include adhesive members 31-1 and 31-2. The plurality of wirings 32 include wirings 32-1 and 32-2. The plurality of insulating substrates 33 include insulating substrates 33-1 and 33-2. The plurality of wirings 34 include wirings 34-1, 34-2, 34-3, and 34-4. The plurality of adhesive members 35 include adhesive members 35-1, 35-2, 35-3, and 35-4. The plurality of semiconductor elements 36 include semiconductor elements 36-1, 36-2, and 36-3. The plurality of wires 37 include wires 37-1 and 37-2. The semiconductor device 1 further includes a plurality of bus bars 41, 42, and 43, and a plurality of protective films 45, 46, and 47. The semiconductor device 1 further includes an injection portion 51 and a discharge portion 52.
[0033] First, the inner container of the semiconductor device 1 will be described.
[0034] The inner base substrate 20 is a conductor having a flat plate-shaped portion. The inner base substrate 20 corresponds to the lower portion of the internal container of the semiconductor device 1. The inner base substrate 20 extends in the XY plane in the space inside the external container of the semiconductor device 1 without contacting the external container of the semiconductor device 1. The inner base substrate 20 includes, for example, copper (Cu) or ceramics. If the inner base substrate 20 includes copper (Cu), it is preferable that the inner base substrate 20 is anti-rust plated. The potential of the inner base substrate 20 is grounded to the ground level (for example, 0 V).
[0035] A heat dissipation member 21 is provided on the lower surface of the inner base substrate 20. The heat dissipation member 21 is a heat sink. The heat dissipation member 21 has a relatively large surface area due to the unevenness of the lower surface. The heat dissipation member 21 contains, for example, copper (Cu) or ceramics. When the heat dissipation member 21 contains copper (Cu), it is preferable that the heat dissipation member 21 is anti-rust plated. The heat dissipation member 21 may be formed integrally with the inner base substrate 20.
[0036] An inner case 22 is provided on the upper surface of the inner base substrate 20. The inner case 22 is made of metal having a rectangular cylindrical portion. The inner case 22 corresponds to a side portion of the inner container of the semiconductor device 1. The inner case 22 is fixed to the inner base substrate 20. The inner case 22 includes, for example, aluminum (Al) or copper (Cu).
[0037] The insulating film 23 covers the inner case 22. When the inner case 22 is made of aluminum (Al), the insulating film 23 is formed, for example, by subjecting the inner case 22 to anodizing. In this case, the insulating film 23 includes, for example, alumina.
[0038] An inner lid 24 is provided on the upper surface of the inner case 22. The inner lid 24 is a metal having a flat plate-shaped portion. The inner lid 24 corresponds to the upper part of the internal container of the semiconductor device 1. The inner lid 24 includes, for example, aluminum (Al) or copper (Cu). The inner lid 24 is fixed to the outer case 11 and the inner case 22. In the example of FIG. 3, the outer edge of the inner lid 24 is located outside the inner edge of the outer case 11 in a plan view.
[0039] The insulating film 25 covers the inner lid 24. When the inner lid 24 is made of aluminum (Al), the insulating film 25 is formed, for example, by subjecting the inner lid 24 to anodizing. In this case, the insulating film 25 contains, for example, alumina.
[0040] The inner container is formed by assembling the inner base substrate 20, inner case 22, and inner lid 24 as described above. The inner container is fixed to the outer container via the inner lid 24. That is, the inner container has a lower part, a side part provided on the lower part, and an upper part provided on the side part and fixed to the outer container. The lower part of the inner container includes the inner base substrate 20 and the heat dissipation member 21. The side part of the inner container includes the inner case 22 covered with the insulating film 23. The upper part of the inner container includes the inner lid 24 covered with the insulating film 25.
[0041] The space within the outer container is divided into a space SP1 and a space SP2 by the inner lid 24. The space SP1 is a space above the inner lid 24. The space SP2 is a space below the inner lid 24. The space SP2 is further divided into a space SP2a and a space SP2b.
[0042] The space SP2a is the space outside the inner container (i.e., below and to the side of the inner container) of the space SP2. Specifically, the space SP2a is surrounded by the outer base substrate 10, the outer case 11, the inner lid 24, the inner case 22, the inner base substrate 20, and the heat dissipation member 21. That is, the inner base substrate 20 and the heat dissipation member 21 are spaced apart from the outer container. Similarly, the inner case 22 and the insulating film 23 are spaced apart from the outer container. It is desirable that the width of the space SP2a (i.e., the distance between the inner case 22 and the outer case 11, and the distance between the heat dissipation member 21 and the outer base substrate 10) be, for example, 3 millimeters or more and 30 millimeters or less.
[0043] The space SP2b is a space within the internal container of the space SP2. Specifically, the space SP2b is surrounded by the inner lid 24, the inner case 22, and the inner base substrate 20.
[0044] Gaps between the members constituting the inner container and the outer container are sealed so that liquid does not leak from the space SP2a to the spaces SP1 and SP2b. In other words, the inner container and the outer container separate the space SP2a from the spaces SP1 and SP2b in a liquid-tight or air-tight manner.
[0045] Next, the structure within the space SP2b will be described.
[0046] On the upper surface of the inner base substrate 20, wirings 32-1 and 32-2 are provided via adhesive members 31-1 and 31-2, respectively. The adhesive members 31-1 and 31-2 are, for example, solder. The adhesive members 31-1 and 31-2 respectively physically and electrically connect the wiring 32-1 and the inner base substrate 20, and the wiring 32-2 and the inner base substrate 20. The wirings 32-1 and 32-2 are grounded to the ground level (for example, 0 V). The wirings 32-1 and 32-2 include, for example, copper (Cu).
[0047] Insulating substrates 33-1 and 33-2 are provided on the upper surfaces of the wiring 32-1 and 32-2, respectively. The insulating substrates 33-1 and 33-2 include, for example, silicon nitride (SiN).
[0048] A wiring 34-1, and wirings 34-2, 34-3, and 34-4 are provided on the upper surface of the insulating substrate 33-1 and the upper surface of the insulating substrate 33-2, respectively. The wirings 34-1 to 34-4 are conductive paths of the semiconductor device 1. Specifically, for example, the wirings 34-1 and 34-4 are electrically connected to a node P. The wiring 34-2 is electrically connected to a node AC. The wiring 34-3 is electrically connected to a node N. The wirings 34-1 to 34-4 include, for example, copper (Cu).
[0049] Semiconductor elements 36-1 and 36-2 are provided on the upper surface of the wiring 34-1 and the upper surface of the wiring 34-2, respectively, via adhesive members 35-1 and 35-2. The adhesive members 35-1 and 35-2 are, for example, silver (Ag) sintered materials. The adhesive members 35-1 and 35-2 physically and electrically connect the wiring 34-1 and the semiconductor element 36-1, and the wiring 34-2 and the semiconductor element 36-2, respectively. The semiconductor elements 36-1 and 36-2 are, for example, transistors Tup and Tlow, respectively. The lower surface of the semiconductor element 36-1 and the lower surface of the semiconductor element 36-2 correspond to the drain end of the transistor Tup and the drain end of the transistor Tlow, respectively. That is, the wiring 34-1 electrically connects the node P and the drain end of the transistor Tup. The wiring 34-2 electrically connects the node AC and the drain end of the transistor Tlow.
[0050] Adhesive members 35-3 and 35-4 are provided on the upper surface of the wiring 34-3 and the upper surface of the wiring 34-4, respectively. The adhesive members 35-3 and 35-4 are, for example, solder. The semiconductor element 36-3 connects the wiring 34-3 and the wiring 34-4 via the adhesive members 35-3 and 35-4, respectively. The semiconductor element 36-3 is a thermistor. The semiconductor element 36-3 monitors the temperature state of the semiconductor device 1 based on the potential difference between the node P and the node N.
[0051] The wires 37-1 and 37-2 are bonding wires. The wire 37-1 has a first end connected to the upper surface of the semiconductor element 36-1 and a second end connected to the wiring 34-2. The portion of the upper surface of the semiconductor element 36-1 to which the wire 37-1 is connected corresponds to the source end of the transistor Tup. Thus, the wire 37-1 electrically connects between the source end of the transistor Tup and the node AC. The wire 37-2 has a first end connected to the upper surface of the semiconductor element 36-2 and a second end connected to the wiring 34-3. The portion of the upper surface of the semiconductor element 36-2 to which the wire 37-2 is connected corresponds to the source end of the transistor Tlow. Thus, the wire 37-2 electrically connects between the source end of the transistor Tlow and the node N.
[0052] The sealing member 38 is a gel-like insulating material and is filled into the space SP2b.
[0053] The bus bars 41-43 are conductors that electrically connect between external devices and an internal circuit configuration of the semiconductor device 1. The bus bars 41-43 extend within the spaces SP1 and SP2b. The bus bars 41-43 contain, for example, copper (Cu).
[0054] Specifically, bus bar 41 has terminal 41a and connection portion 41b as ends. Bus bar 41 is connected to wiring 34-4 via connection portion 41b. A portion of bus bar 41 within space SP2b is provided so as to contact the YZ surface of inner case 22 (insulating film 23). A portion of bus bar 41 within space SP1 is covered with protective film 45. Protective film 45 is, for example, a rubber cap. Protective film 45 protects bus bar 41 from moisture. Protective film 45 may be insulating.
[0055] Bus bar 42 has terminal 42a and connection portion 42b as ends. Bus bar 42 is connected to wiring 34-3 via connection portion 42b. A portion of bus bar 42 within space SP2b is provided so as to contact the XZ plane of inner case 22 (insulating film 23). A portion of bus bar 42 within space SP1 is covered with protective film 46. Protective film 46 is, for example, a rubber cap. Protective film 46 protects bus bar 42 from moisture. Protective film 46 may be insulating.
[0056] The bus bar 43 has a terminal 43a and a connection portion 43b as an end portion. The bus bar 43 is connected to the wiring 34-2 via the connection portion 43b. The portion of the bus bar 43 within the space SP2b is provided so as to contact the YZ surface of the inner case 22 (insulating film 23). The portion of the bus bar 43 within the space SP1 is covered by a protective film 47. The protective film 47 is, for example, a rubber cap. The protective film 47 protects the bus bar 43 from moisture. The protective film 47 may be insulating.
[0057] 3 and 4, the semiconductor device 1 further includes a plurality of bus bars corresponding to the plurality of terminals 44a, respectively. A portion of each of the plurality of bus bars (not shown) within the space SP2b may be provided so as to contact one surface of the inner case 22 (insulating film 23). A portion of each of the plurality of bus bars (not shown) within the space SP1 may be covered by an insulating film (not shown).
[0058] The outer case 11 has a hole that connects the outside of the semiconductor device 1 to the space SP2a. The injection unit 51 is provided in the hole of the outer case 11. The injection unit 51 has a mechanism for injecting a coolant (not shown) into the space SP2a from outside the semiconductor device 1. The injection unit 51 functions as a stopper to prevent the coolant from flowing out to the outside of the semiconductor device 1 when the coolant is not injected into the space SP2a.
[0059] The outer base substrate 10 has a hole that connects the outside of the semiconductor device 1 to the space SP2a. The exhaust portion 52 is provided in the hole of the outer base substrate 10. The exhaust portion 52 has a mechanism for exhausting the coolant from the space SP2a to the outside of the semiconductor device 1. The exhaust portion 52 functions as a stopper to prevent the coolant from flowing out to the outside of the semiconductor device 1 when the coolant is not exhausted from the space SP2a.
[0060] The refrigerant is, for example, water. The refrigerant has, for example, higher heat transport properties (for example, thermal conductivity) than air. Note that the refrigerant is not limited to water, as long as it has fluidity and can dissipate heat of the structure inside the internal container to the outside. The refrigerant is not limited to liquid, and may be gas.
[0061] As described above, the space in the external container of the semiconductor device 1 is divided into three spaces SP1, SP2a, and SP2b. Therefore, when the space SP2a is filled with the coolant, the coolant does not enter the spaces SP1 and SP2b. The space SP1 is filled with air. The space SP2b is filled with the sealing member 38.
[0062] 1.2 Heat dissipation operation Next, the heat dissipation operation of the semiconductor device according to the first embodiment will be described.
[0063] 5 and 6 are schematic diagrams showing an example of the heat dissipation operation of the semiconductor device according to the first embodiment, which correspond to FIGS.
[0064] First, before operating the circuit configuration in the semiconductor device 1, the coolant 50 is injected into the space SP2a through the injection part 51. While the coolant 50 is being injected, the discharge part 52 is kept closed. This causes the coolant 50 to fill the space SP2a.
[0065] Next, the circuit configuration in the semiconductor device 1 is operated. Specifically, the terminals 41a to 44a are connected to an external device of the semiconductor device 1. Then, a predetermined voltage is applied to the circuit configuration in the semiconductor device 1 via the terminals 41a to 44a.
[0066] The semiconductor elements 36 generate heat due to the operation of the circuit configuration in the semiconductor device 1. The heat Q generated from the semiconductor elements 36 is dissipated to the coolant 50 via the adhesive members 35, the wirings 34, the insulating substrates 33, the wirings 32, the adhesive members 31, the inner base substrate 20, and the heat dissipation member 21.
[0067] Moreover, heat generated from the multiple semiconductor elements 36 heats the multiple bus bars 41-44 via the multiple wirings 34. Here, the multiple bus bars 41-44 are in contact with the inner case 22 via the insulating film 23. Therefore, the heat Q generated from the multiple bus bars 41-44 is dissipated to the coolant 50 via the insulating film 23 and the inner case 22.
[0068] When the coolant 50 has risen to a predetermined temperature, the discharge portion 52 discharges the coolant 50 to the outside of the semiconductor device 1. Then, new coolant is filled into the space SP2a again via the injection portion 51.
[0069] By operating as described above, the heat Q generated from the circuit configuration of the semiconductor device 1 can be efficiently dissipated to the coolant 50.
[0070] 1.3 Effects of this embodiment According to the first embodiment, it is possible to suppress an increase in temperature of the semiconductor device 1. This effect will be described below.
[0071] The semiconductor device 1 includes an external container formed by an outer base substrate 10, an outer case 11, and outer lids 12 and 13. The semiconductor device 1 includes an internal container formed by an inner base substrate 20, an inner case 22, and an inner lid 24. The internal container is fixed in the external container. The space in the external container is divided into a space SP1 above the internal container and outside the internal container, a space SP2a below and to the side of the internal container and outside the internal container, and a space SP2b inside the internal container. This allows the space SP2a between the external container and the side and lower part of the internal container to be used as a space for filling the coolant 50.
[0072] Furthermore, the multiple semiconductor elements 36 are provided in the external container. This allows heat Q transferred from the multiple semiconductor elements 36 to the lower part of the external container (i.e., the inner base substrate 20) to be dissipated to the refrigerant 50 in the space SP2a via the heat dissipation member 21.
[0073] Furthermore, the portions of the bus bars 41-44 within the space SP2b contact the inner case 22 via the insulating film 23. This allows heat Q transferred from the semiconductor elements 36 to the bus bars 41-44 to be dissipated to the coolant 50 in the space SP2a via the inner case 22 without passing through the sealing member 38.
[0074] Moreover, the inner case 22 is a metal member and contains aluminum (Al) or copper (Cu). On the other hand, the insulating film 23 is an insulator and contains, for example, alumina. This makes it possible to electrically insulate the inner case 22 from the multiple bus bars 41-44 while making the thermal conductivity of the inner case 22 higher than that of resins such as PPS.
[0075] Further, the portions of the bus bars 41-44 within the space SP1 are covered with protective films 45-47. As a result, even if the refrigerant 50 filling the space SP2a infiltrates into the space SP1, the influence of erosion of the bus bars 41-44 by the refrigerant 50 can be suppressed.
[0076] Furthermore, the outer case 11 and the outer base substrate 10 each have a hole that connects the outside of the semiconductor device 1 to the space SP2a. The hole in the outer case 11 and the hole in the outer base substrate 10 are each provided with an inlet 51 and an outlet 52. This allows the coolant 50 to be injected into the space SP2a and the coolant 50 to be discharged out of the space SP2a. This makes it possible to suppress a temperature rise in the semiconductor device 1.
[0077] 2. Second embodiment Next, a semiconductor device according to a second embodiment will be described.
[0078] The semiconductor device according to the second embodiment differs from the semiconductor device according to the first embodiment in that the connection portion of at least one bus bar is connected to a location other than the wiring. The following mainly describes the configuration and operation that differ from the first embodiment. Descriptions of the configuration and operation equivalent to the first embodiment will be omitted as appropriate.
[0079] 2.1 Cross-sectional structure of semiconductor device Fig. 7 is a cross-sectional view showing an example of a cross-sectional structure of a semiconductor device according to the second embodiment, which corresponds to Fig. 4 in the first embodiment.
[0080] The semiconductor device according to the second embodiment includes a bus bar 42' instead of the bus bar 42. The bus bar 42' extends in the spaces SP1 and SP2b. The bus bar 42' includes, for example, copper (Cu). The bus bar 42' has a terminal 42a and a connection portion 42'b as ends. The bus bar 42' is connected to the inner base substrate 20 via the connection portion 42'b. The portion of the bus bar 42' within the space SP2b is provided so as to contact the XZ plane of the inner case 22 (insulating film 23). The portion of the bus bar 42' within the space SP1 is covered with a protective film 46.
[0081] 2.2 Effects of this embodiment According to the second embodiment, the connection portion 42'b of the bus bar 42' is connected to the inner base substrate 20. This allows the semiconductor device 1 to ground the node N to the ground level. Also, the semiconductor elements 36 are located above the insulating substrates 33, whereas the inner base substrate 20 is located below the insulating substrates 33. This allows the current path near the node P and the current path near the node N of the current flowing through the circuit configuration of the semiconductor device 1 to be located at opposite positions relative to the insulating substrates 33. This allows the magnetic field generated in the current path near the node P and the magnetic field generated in the current path near the node N to cancel each other out. This allows the self-inductance of the circuit configuration of the semiconductor device 1 to be reduced.
[0082] 3. Modifications The first and second embodiments are not limited to the above examples, and various modifications are possible.
[0083] For example, in the above-described first and second embodiments, the discharge portion 52 is provided on the outer base substrate 10, but this is not limiting.
[0084] 8 is a cross-sectional view showing an example of a heat dissipation operation of a semiconductor device according to a modified example, which corresponds to FIG. 5 in the first embodiment.
[0085] During the heat dissipation operation, the semiconductor device 1 may be connected to a chiller 60.
[0086] Chiller 60 has a first end connected to inlet path 61 and a second end connected to outlet path 62. Chiller 60 cools coolant 50 input from the second end. Then, chiller 60 outputs cooled coolant 50 from the first end. Inlet path 61 and outlet path 62 are connected to inlet portion 51 and outlet portion 52 of semiconductor device 1, respectively.
[0087] After being connected to the chiller 60, the space SP2a is filled with the coolant 50 by the chiller 60. The coolant 50 circulates between the chiller 60 and the space SP2a while the circuit configuration of the semiconductor device 1 is operating. This allows the coolant 50, which has absorbed the heat Q of the multiple semiconductor elements 36, to be lowered by the chiller 60. This allows the heat Q of the multiple semiconductor elements 36 to be efficiently absorbed. This makes it possible to suppress a rise in temperature of the semiconductor device 1.
[0088] Although several embodiments of the present invention have been described, these embodiments are presented as examples and are not intended to limit the scope of the invention. These novel embodiments can be implemented in various other forms, and various omissions, substitutions, and modifications can be made without departing from the spirit of the invention. These embodiments and their modifications are included in the scope and spirit of the invention, and are included in the scope of the invention and its equivalents described in the claims. [Explanation of symbols]
[0089] 1...semiconductor device, 10...outer base substrate, 11...outer case, 12, 13...outer lid, 20...inner base substrate, 21...heat dissipation member, 22...inner case, 23, 25...insulating film, 24...inner lid, 31, 35...adhesive member, 32, 34...wiring, 33...insulating substrate, 36...semiconductor element, 37...wire, 38...sealing member, 41, 42, 43...bus bar, 45, 46, 47...protective film, 50...refrigerant, 51...injection portion, 52...exhaust portion, 60...chiller, 61...injection path, 62...exhaust path
Claims
1. A first container; a second container secured within the first container; A semiconductor element provided in the second container; Equipped with the second container comprises a lower portion, a side portion provided on the lower portion and including a first metal member covered with a first insulator, and an upper portion provided on the side portion and fixed to the first container; the bottom and the side of the second container are spaced apart from the first container; The upper portion of the second container is A second metal member; a second insulator provided on the second metal member; Including, a conductor having a first end provided outside the first container and a second end electrically connected to the semiconductor element, the conductor further comprising: a conductor extending on a side within the first container and on the side within the second container; Semiconductor device.
2. The first metal member and the second metal member contain aluminum (Al) or copper (Cu), The semiconductor device according to claim 1.
3. The first insulator includes alumina. The semiconductor device according to claim 1.
4. The conductive body further includes a third insulator provided on the upper portion of the second container. The semiconductor device according to claim 1.
5. The lower portion of the second container includes a substrate including copper (Cu) or ceramics, A second end of the conductor is connected to the substrate. The semiconductor device according to claim 1.
6. The side of the first container has a first hole and a second hole. The semiconductor device according to claim 1.
7. a chiller configured to inject a refrigerant between the first container and the second container through the first hole and to discharge the refrigerant from between the first container and the second container through the second hole.
7. The semiconductor device according to claim 6.
Citation Information
Patent Citations
Oil drilling method by heating heading
JP1977073101A
Steeled sand scraper
JP1988084609A
Liquid cooling unit
JP2011187523A
Power semiconductor module and power converter
JP2016162986A
Semiconductor Devices
JP6696380B2