Configurable immediate data placement

The computing apparatus enables efficient remote data transfer by using DMA to eliminate CPU intervention, allowing direct memory-NIC data transfer, thus reducing latency and improving network performance for high-performance applications.

WO2026107675A1PCT designated stage Publication Date: 2026-05-28HUAWEI TECH CO LTD
View PDF 5 Cites 0 Cited by

Patent Information

Authority / Receiving Office
WO · WO
Patent Type
Applications
Current Assignee / Owner
HUAWEI TECH CO LTD
Filing Date
2024-11-20
Publication Date
2026-05-28

AI Technical Summary

Technical Problem

Traditional remote computer data transfer methods involve significant CPU involvement, leading to delays, bottlenecks, and inefficiencies, especially in high-volume or complex data transfer scenarios, due to the CPU managing additional tasks such as establishing connections, handling protocols, and processing data.

Method used

A computing apparatus and method that utilizes Direct Memory Access (DMA) to transfer data directly between memory and a Network Interface Controller (NIC) without CPU intervention, enabling true zero-copy transmission and reducing latency by eliminating intermediate copying steps.

Benefits of technology

This approach enhances efficiency and reduces latency, optimizing bandwidth usage and improving network performance for high-performance applications by minimizing CPU involvement and operations, particularly for large data volumes.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN2024133250_28052026_PF_FP_ABST
    Figure CN2024133250_28052026_PF_FP_ABST
Patent Text Reader

Abstract

A computing apparatus (402, 502, 602) configured for Remote Direct Memory Access (RDMA) is provided. The computing apparatus (402, 502, 602) includes a Network Interface Controller (NIC) (410, 704), a memory (408, 508, 708), and a controller (412). The controller (412) is configured to receive an RDMA request (702), determine that the request carries immediate data, and, in response, obtain a memory address to write to. The controller (412) writes the immediate data to the memory (408, 508, 708) using Direct Memory Access (DMA) to the memory address without placing the data in a Receive Queue (RQ). The apparatus facilitates faster data transfer by bypassing the typical queuing process for immediate data, thereby reducing latency during RDMA operations.
Need to check novelty before this filing date? Find Prior Art

Citation Information

Patent Citations

  • CN107205033A

  • CN108319428A

  • CN110113425A

  • US7103888B1

  • US7281030B1