Amplification circuit based on hall sensors
By designing an amplifier circuit based on a Hall sensor and using differential circuits and a common-mode feedback module for signal compensation, the problem of large impedance changes of the Hall sensor under high-temperature drift coefficient was solved, achieving high bandwidth, high input impedance and high input common-mode rejection ratio.
Patent Information
- Application Number
- CN202210628091.8
- Authority / Receiving Office
- CN · China
- Patent Type
- Patents(China)
- Current Assignee / Owner
- Filing Date
- 2022-06-06
- Publication Date
- 2026-01-06
- Estimated Expiration
- 2042-06-06
AI Technical Summary
Existing Hall sensor amplifier circuits suffer from large impedance and common-mode signal variations under high-temperature drift coefficients, making it difficult to meet the requirements of high bandwidth, high input impedance, and high input common-mode rejection ratio.
An amplifier circuit based on a Hall sensor is adopted, including an input module, a compensation module, and a common-mode feedback module. Through the design of differential circuits and buffer circuits, high bandwidth, high input impedance, and high input common-mode rejection ratio are achieved. The feedback signal of the differential circuit is used for compensation to stabilize the signal amplification factor.
Maintaining high bandwidth and high input impedance across the entire temperature range reduces common-mode signal variation, resulting in a simplified circuit structure and smaller footprint.
Smart Images
Figure CN115333486B_ABST
Abstract
Description
Technical Field
[0001] This application relates to the field of electronic circuits, and more particularly to an amplifier circuit based on a Hall sensor. Background Technology
[0002] Hall effect sensors are characterized by an accuracy better than 1% within their operating temperature range, making them suitable for measuring any waveform. However, Hall effect sensors exhibit a high-temperature drift coefficient, meaning their impedance changes significantly with temperature. This leads to substantial variations in the common-mode signal output by the Hall effect sensor when connected to a constant current source. Furthermore, since the output signal of a Hall effect sensor is only μV, the ability to accurately amplify the Hall signal determines the performance of the Hall amplifier circuit.
[0003] However, using traditional amplifier circuit structures, such as instrumentation operational amplifier structures, to compensate for the temperature drift of Hall sensors has problems such as complex structure, limited bandwidth, and amplification factor that varies with the input common mode.
[0004] Therefore, providing a signal acquisition and amplification circuit that can meet the requirements of high bandwidth, high input impedance, and high input common-mode rejection ratio is a technical problem that needs to be solved. Summary of the Invention
[0005] The technical problem to be solved by this application is to provide an amplifier circuit based on a Hall sensor to meet the requirements of high bandwidth, high input impedance, and high input common-mode rejection ratio.
[0006] To address the aforementioned problems, this application provides an amplifier circuit based on a Hall sensor, comprising: an input module including a first Hall sensor and a second Hall sensor, wherein the first Hall sensor receives a first input signal and outputs a first Hall signal, and the second Hall sensor receives a second input signal and outputs a second Hall signal; and a compensation module including a first differential circuit and a second differential circuit, wherein the first differential circuit receives the first Hall signal and outputs a first feedback signal, and receives the second Hall signal and outputs a second feedback signal; the second differential circuit receives the first external signal and outputs a first differential signal, and receives the second external signal and outputs a second differential signal; and the compensation module outputs a first output signal at its first output terminal based on the first differential signal and the second feedback signal, and outputs a second output signal at its second output terminal based on the second differential signal and the first feedback signal.
[0007] In some embodiments, the first input terminal of the first differential circuit is connected to the output terminal of the first Hall sensor to receive the first Hall signal, and its second input terminal is connected to the output terminal of the second Hall sensor to receive the second Hall signal. Its first output terminal outputs the first feedback signal, and its second output terminal outputs the second feedback signal. The first input terminal of the second differential circuit is connected to the input terminal of the first Hall sensor to receive the first external signal, and its second input terminal is connected to the input terminal of the second Hall sensor to receive the second external signal. Its first output terminal outputs the first differential signal, and its second output terminal outputs the second differential signal.
[0008] In some embodiments, the first differential circuit includes: a first transistor and a second transistor, wherein the gate of the first transistor is connected to a first input terminal of the first differential circuit, and its first terminal is connected to a first output terminal of the first differential circuit, and connected to a second output terminal of the compensation module; the gate of the second transistor is connected to a second input terminal of the first differential circuit, and its first terminal is connected to a second output terminal of the first differential circuit, and connected to a first output terminal of the compensation module; the second differential circuit includes: a third transistor and a fourth transistor, wherein the gate of the third transistor is connected to a first input terminal of the second differential circuit, and its first terminal is connected to a first output terminal of the second differential circuit, and connected to a first output terminal of the compensation module; the gate of the fourth transistor is connected to a second input terminal of the second differential circuit, and its first terminal is connected to a second output terminal of the second differential circuit, and connected to a second output terminal of the compensation module; the first transistor, the second transistor, the third transistor, and the fourth transistor have the same current amplification factor.
[0009] In some embodiments, the Hall sensor-based amplification circuit further includes an amplification module comprising a first resistor, a second resistor, a third resistor, and a fourth resistor. A first end of the first resistor is connected to a first end of the second resistor, a second end of the first resistor is connected to a first input terminal of the second differential circuit, and a second end of the second resistor is connected to a second input terminal of the second differential circuit. A first end of the third resistor is connected to a second end of the second resistor, and a second end of the third resistor is connected to a first output terminal of the compensation module. A first end of the fourth resistor is connected to a second segment of the first resistor, and a second end of the fourth resistor is connected to a second output terminal of the compensation module.
[0010] In some embodiments, the Hall sensor-based amplification circuit further includes: a common-mode feedback module, wherein a first input terminal of the common-mode feedback module is connected to the first Hall sensor to receive the first Hall signal; a second input terminal of the common-mode feedback module is connected to the second Hall sensor to receive the second Hall signal; and a third input terminal of the common-mode feedback module is connected to the compensation module to receive the common-mode signal of the first output signal and the second output signal to stabilize the signal amplification factor.
[0011] In some embodiments, the Hall sensor-based amplification circuit further includes a fifth transistor and a sixth transistor, wherein the first terminal of the fifth transistor and the first terminal of the sixth transistor are connected to the output terminal of the common-mode feedback module, the second terminal of the fifth transistor is connected to the first output terminal of the compensation module, and the second terminal of the sixth transistor is connected to the second output terminal of the compensation module.
[0012] In some embodiments, the first differential circuit and the second differential circuit have the same transconductance.
[0013] In some embodiments, the first feedback signal and the second feedback signal are current signals.
[0014] In some embodiments, the first input signal and the second input signal are voltage signals.
[0015] In some embodiments, the Hall sensor-based amplification circuit further includes: a first buffer circuit and a second buffer circuit. The first buffer circuit includes a seventh transistor and a first capacitor. The gate of the seventh transistor is connected to a first terminal of the first capacitor and connected to the input terminal of the first buffer circuit, which is connected to the first output terminal of the compensation module. The first terminal of the seventh transistor is connected to a second terminal of the first capacitor and connected to the output terminal of the first buffer circuit to output a stable first buffer signal. The second buffer circuit includes an eighth transistor and a second capacitor. The gate of the eighth transistor is connected to a first terminal of the second capacitor and connected to the input terminal of the second buffer circuit, which is connected to the second output terminal of the compensation module. The first terminal of the eighth transistor is connected to a second terminal of the second capacitor and connected to the output terminal of the second buffer circuit to output a stable second buffer signal.
[0016] The above technical solution involves a first Hall sensor receiving a first input signal and outputting a first Hall signal, and a second Hall sensor receiving a second input signal and outputting a second Hall signal. A first differential circuit receives the first Hall signal and outputs a first feedback signal, and receives the second Hall signal and outputs a second feedback signal. A second differential circuit receives the first external signal and outputs a first differential signal, and receives the second external signal and outputs a second differential signal. A compensation module outputs a first output signal at its first output terminal based on the first differential signal and the second feedback signal, and outputs a second output signal at its second output terminal based on the second differential signal and the first feedback signal. This avoids large impedance variations at high and low temperatures caused by the high-temperature drift coefficient of the Hall sensor, which leads to large variations in the output Hall common-mode signal when driven by a constant current source. It satisfies high bandwidth, high input impedance, and high input common-mode rejection ratio, and features a simplified design structure with a small footprint.
[0017] It should be understood that the above general description and the following detailed description are exemplary and explanatory only, and are not intended to limit this application. Techniques, methods, and apparatus known to those skilled in the art may not be discussed in detail, but where appropriate, such techniques, methods, and apparatus should be considered part of the specification. Attached Figure Description
[0018] To more clearly illustrate the technical solutions of the embodiments of this application, the drawings used in the embodiments of this application will be briefly introduced below. Obviously, the drawings described below are only some embodiments of this application. For those skilled in the art, other drawings can be obtained based on these drawings without creative effort.
[0019] Figure 1 This is a schematic diagram of an amplifier circuit based on a Hall sensor in one embodiment of this application.
[0020] Figure 2 This is a schematic diagram of an amplifier circuit based on a Hall sensor in one embodiment of this application. Detailed Implementation
[0021] The following detailed description, in conjunction with the accompanying drawings, provides a specific embodiment of the Hall sensor-based amplifier circuit provided in this application. The following description of at least one exemplary embodiment is merely illustrative and does not constitute any limitation on this application or its application or use. That is, those skilled in the art will understand that they merely illustrate exemplary methods that can be used in real-time, and not exhaustive methods. Furthermore, unless otherwise specifically stated, the relative arrangement of components and steps set forth in these embodiments does not limit the scope of this application.
[0022] Figure 1 This is a schematic diagram of an amplifier circuit based on a Hall sensor according to one embodiment of this application. Please refer to the following. Figure 1 The Hall sensor-based amplification circuit includes an input module A and a compensation module B. The input module A includes a first Hall sensor H1 and a second Hall sensor H2. The first Hall sensor H1 receives a first input signal V. P And output the first Hall signal V HP The second Hall sensor H2 receives the second input signal V N And output the second Hall signal V HN In this embodiment, the first input signal V P and the second input signal V N The signal is a voltage signal. The compensation module B includes: a first differential circuit D1 (shown in...). Figure 2 ) and the second differential circuit D2 (shown in Figure 2 The first differential circuit receives the first Hall signal V. HP And output the first feedback signal I11 (shown in the diagram) Figure 2 ), and receive the second Hall signal V HN And output the second feedback signal I12 (shown in the diagram). Figure 2 In this embodiment, the first feedback signal I11 and the second feedback signal I12 are current signals. The second differential circuit receives the first external signal V. P And output the first differential signal I21 (plotted on) Figure 2 ), and receive the second external signal V N And output the second differential signal I22 (plotted on) Figure 2 The compensation module B outputs a first output signal V at its first output terminal based on the first differential signal I21 and the second feedback signal I12. outP And based on the second differential signal I22 and the first feedback signal I11, output a second output signal V at its second output terminal. outN .
[0023] Figure 2 This is a schematic diagram of an amplifier circuit based on a Hall sensor according to one embodiment of this application. Please refer to the following. Figure 2 The first input terminal of the first differential circuit D1 is connected to the output terminal of the first Hall sensor H1 to receive the first Hall signal V. HP Its second input terminal is connected to the output terminal of the second Hall sensor to receive the second Hall signal V. HNThe first differential circuit outputs the first feedback signal I11 at its first output terminal and the second feedback signal I12 at its second output terminal. In this embodiment, the first differential circuit includes a first transistor N1 and a second transistor N2, both of which are NMOS transistors. The gate of the first transistor N1 is connected to the first input terminal of the first differential circuit D1, and its drain is connected as the first terminal to the first output terminal of the first differential circuit, which is then connected to the second output terminal of the compensation module B. The gate of the second transistor N2 is connected to the second input terminal of the first differential circuit D1, and its drain is connected as the second terminal to the second output terminal of the first differential circuit D1, which is then connected to the first output terminal of the compensation module B.
[0024] Please continue reading below. Figure 2 The first input terminal of the second differential circuit D2 is connected to the input terminal of the first Hall sensor H1 to receive the first external signal V. P Its second input terminal is connected to the input terminal of the second Hall sensor H2 to receive the second external signal V. N Its first output terminal outputs the first differential signal I21, and its second output terminal outputs the second differential signal I22.
[0025] The second differential circuit includes a third transistor N3 and a fourth transistor N4, both of which are NMOS transistors. The gate of the third transistor N3 is connected to the first input terminal of the second differential circuit D2, and its drain is connected as the second terminal to the first output terminal of the second differential circuit D2, which is then connected to the first output terminal of the compensation module B. The gate of the fourth transistor N4 is connected to the second input terminal of the second differential circuit D2, and its drain is connected as the second terminal to the second output terminal of the second differential circuit D2, which is then connected to the second output terminal of the compensation module B. In this embodiment, the voltage drop VDS between the drain and source of the first transistor N1, the second transistor N2, the third transistor N3, and the fourth transistor N4, the drain-source current IDS, and the gate-source voltage drop VGS are the same, making the current amplification factor of the first transistor N1, the second transistor N2, the third transistor N3, and the fourth transistor N4 the same.
[0026] Please continue reading below. Figure 2In this embodiment, the first differential circuit D1 further includes a ninth transistor and a tenth transistor N10, and the second differential circuit D2 further includes an eleventh transistor P11 and a twelfth transistor N12. The ninth transistor and the eleventh transistor P11 are PMOS transistors, and the tenth transistor N10 and the twelfth transistor N12 are NMOS transistors. The gate of the ninth transistor is connected to the gate of the eleventh transistor P11. The source of the ninth transistor is connected to an external voltage VDD, and the drain is connected to the second output terminal of the first differential circuit D1. The source of the eleventh transistor P11 is connected to an external voltage VDD, and the drain is connected to the second output terminal of the second differential circuit D2. In this embodiment, the first differential circuit D1 and the second differential circuit D2 are connected to an external current source S through an NMOS transistor N13, and the external current source S is a constant current source. The input terminal of the external current source S is connected to the external voltage VDD, and the output terminal is connected to the drain of the NMOS transistor N13. The gate of the NMOS transistor N13 is connected to the gate of the tenth transistor N10 and the gate of the twelfth transistor N12, so as to provide a stable current to the first differential circuit D1 and the second differential circuit D2 through the external current source S.
[0027] Please continue reading below. Figure 2 In this embodiment, the compensation module B further includes a fifth resistor R5, a sixth resistor R6, a seventh resistor R7, and an eighth resistor R8.
[0028] The first end of the fifth resistor R5 is connected to the first end of the sixth resistor R6, and the second end of the fifth resistor R5 is connected to the second output terminal of the first differential circuit D1. The second end of the sixth resistor R6 is connected to the second output terminal of the second differential circuit D2. The first end of the seventh resistor R7 is connected to the first end of the eighth resistor R8, and the second end of the seventh resistor R7 is connected to the first output terminal of the compensation module B. The second end of the eighth resistor R8 is connected to the second output terminal of the compensation module B.
[0029] NTNP when the first Hall signal V HP The input is given to the first differential circuit D1, and a corresponding current is generated through the transconductance of the differential pair transistors in the first differential circuit D1. The first output terminal of the first differential circuit D1 outputs the first feedback signal I11, and the second output terminal outputs the second feedback signal I12. The first output terminal of the second differential circuit D2 outputs the first differential signal I21, and the second output terminal outputs the second differential signal I22. The first output signal V is output from the first output terminal of the compensation module B. outPThe second output signal V is the sum of the first differential signal I21 and the second feedback signal I12, and the second output signal V is output from the second output terminal. outN This is the sum of the second differential signal I22 and the first feedback signal I11. In some embodiments, the transconductance of the first differential circuit D1 and the second differential circuit D2 can be set to the same parameter to obtain a precise 1:1 amplification factor. In this embodiment, a 1:N amplification gain is achieved through an amplification module, such as a resistor network. Please continue reading below. Figure 1 In this embodiment, the Hall sensor-based amplification circuit further includes an amplification module comprising: a first resistor R1, a second resistor R2, a third resistor R3, and a fourth resistor R4. The first end of the first resistor R1 is connected to the first end of the second resistor R2, and the second end of the first resistor R1 is connected to the first input terminal of the second differential circuit D1. The second end of the second resistor R2 is connected to the second input terminal of the second differential circuit D2. The first end of the third resistor R3 is connected to the second end of the second resistor R2, and the second end of the third resistor R3 is connected to the first output terminal of the compensation module B. The first end of the fourth resistor R4 is connected to the first end of the first resistor R2, and the second end of the fourth resistor R4 is connected to the second output terminal of the compensation module B. When the resistance values of the first resistor R1 and the second resistor R2 are set to r, and the resistance values of the third resistor R3 and the fourth resistor R4 are set to (N-1)r, the open-loop gain of the Hall sensor-based amplification circuit (the first output signal V) is... outP —Second output signal V outN ) / (First Hall signal V HP —Second Hall signal V HN ) = N.
[0030] Please continue reading below. Figure 2 In this embodiment, the Hall sensor-based amplification circuit further includes a common-mode feedback module E, the first input terminal of which is connected to the first Hall sensor H1 to receive the first Hall signal V. HP The second input terminal of the common-mode feedback module E is connected to the second Hall sensor H2 to receive the second Hall signal V. HN The third input terminal of the common-mode feedback module is connected to the compensation module B and receives the first output signal V. outP With the second output signal V outN common-mode signal V CM To stabilize the signal amplification factor;
[0031] The output terminal V of the common-mode feedback module E outEConnect to the first and second output terminals of the compensation module B. Transmit the first Hall signal V... HP and the second Hall signal V HN The common-mode signal V, obtained by the amplification module, is input to the + input terminal of the common-mode feedback module E. CM Feedback to the input of the common-mode feedback module E enables adaptive input common-mode changes, reducing the change in 1:A amplification factor caused by input common-mode changes.
[0032] In this embodiment, the Hall sensor-based amplification circuit further includes a fifth transistor N5 and a sixth transistor N6, wherein the gate of the fifth transistor N5 is connected as its first terminal to the output terminal V of the common-mode feedback module. outE The source of the fifth transistor N5 is connected as its second terminal to the first output terminal of the compensation module B, and the drain of the fifth transistor N5 is connected to ground; the gate of the sixth transistor N6 is connected as its first terminal to the output terminal V of the common-mode feedback module. outE The source of the sixth transistor N6 is connected as its second terminal to the second output terminal of the compensation module B, and the drain of the sixth transistor N6 is connected to ground. This allows the first external signal V to... P and the second external signal V N The common-mode signal level is always close to the first Hall signal V. HP and the second Hall signal V HN The voltage level is adjusted to avoid large impedance changes in the first differential circuit D1 and the second differential circuit D2 caused by the high temperature drift coefficient of the Hall sensor. This ensures that the transconductance amplification factor of the first differential circuit D1 and the second differential circuit D2 remains constant when driven by a constant current source, thereby reducing the output variation of the Hall common-mode signal.
[0033] Please continue reading below. Figure 2In this embodiment, the Hall sensor-based amplification circuit further includes a first buffer circuit F1 and a second buffer circuit F2. The first buffer circuit F1 includes a seventh transistor P7 and a first capacitor C1. The second buffer circuit F2 includes an eighth transistor P8 and a second capacitor C2. In this embodiment, the seventh transistor P7 and the eighth transistor P8 are PMOS transistors. The gate of the seventh transistor P7 is connected to the first terminal of the first capacitor C1 and then to the input terminal of the first buffer circuit, which is connected to the first output terminal of the compensation module B. The drain of the seventh transistor P7 serves as the first terminal, connected to the second terminal of the first capacitor C1 and then to the output terminal of the first buffer circuit F1, to output a stable first buffer signal. The second buffer circuit F2 includes an eighth transistor P8 and a second capacitor C2. The gate of the eighth transistor P8 is connected to the first terminal of the second capacitor and then to the input terminal of the second buffer circuit F2, which is connected to the second output terminal of the compensation module B. The drain of the eighth transistor P8 serves as the first terminal, connected to the second terminal of the second capacitor C2 and then to the output terminal of the second buffer circuit F2, to output a stable second buffer signal.
[0034] The above technical solution outputs a first Hall signal V through the first Hall sensor H1. HP The second Hall signal V is output through the second Hall sensor H2. HN The first Hall signal V is received through the first differential circuit. HP and the second Hall signal V HN It outputs a first feedback signal I11 and a second feedback signal I12; and receives the first external signal V through the second differential circuit. P and the second external signal V N It outputs a first differential signal I21 and a second differential signal I22; the compensation module B outputs a first output signal V at its first output terminal based on the first differential signal I21 and the second feedback signal I12. outP And based on the second differential signal I22 and the first feedback signal I11, output a second output signal V at its second output terminal. outNThis design ensures that all transistors operate under approximate conditions across the entire temperature range, the entire input common-mode range, and the entire differential input range. This guarantees that the transconductance of the first differential circuit D1 and the second differential circuit D2 are identical. Furthermore, an external high-precision resistor network enables a 1:A gain configuration, achieving accurate open-loop gain across the entire temperature range. This avoids significant impedance variations at high and low temperatures caused by the high-temperature drift coefficient of the Hall sensor, which would lead to large variations in the output Hall common-mode signal when driven by a constant current source. This design satisfies the requirements of high bandwidth, high input impedance, and high input common-mode rejection ratio, while also possessing a simplified structure and a smaller footprint.
[0035] It should be noted that the terms "comprising" and "having," and their variations, used in this application are intended to cover non-exclusive inclusion. The terms "first," "second," etc., are used to distinguish similar objects and are not necessarily used to describe a specific order or sequence, unless explicitly indicated by the context. It should be understood that such data used interchangeably where appropriate. Furthermore, the embodiments and features described in these embodiments can be combined with each other unless otherwise specified. In addition, descriptions of well-known components and technologies have been omitted in the above description to avoid unnecessarily obscuring the concepts of this application.
[0036] The above description is only a preferred embodiment of this application. It should be noted that those skilled in the art can make several improvements and modifications without departing from the principles of this application, and these improvements and modifications should also be considered within the scope of protection of this application.
Claims
1. A Hall sensor-based amplification circuit, characterized by, Comprising: an input module comprising a first Hall sensor and a second Hall sensor, the first Hall sensor receiving a first input signal and outputting a first Hall signal, and the second Hall sensor receiving a second input signal and outputting a second Hall signal; a compensation module comprising a first differential circuit and a second differential circuit, the first differential circuit receiving the first Hall signal and outputting a first feedback signal, and receiving the second Hall signal and outputting a second feedback signal; the second differential circuit receiving the first external signal and outputting a first differential signal, and receiving a second external signal and outputting a second differential signal; the compensation module outputting a first output signal at a first output end thereof according to the first differential signal and the second feedback signal, and outputting a second output signal at a second output end thereof according to the second differential signal and the first feedback signal.
2. The Hall sensor-based amplification circuit according to claim 1, wherein a first input end of the first differential circuit is connected to an output end of the first Hall sensor to receive the first Hall signal, a second input end of the first differential circuit is connected to an output end of the second Hall sensor to receive the second Hall signal, a first output end of the first differential circuit outputs the first feedback signal, and a second output end of the first differential circuit outputs the second feedback signal; a first input end of the second differential circuit is connected to an input end of the first Hall sensor to receive the first external input signal, a second input end of the second differential circuit is connected to an input end of the second Hall sensor to receive the second input signal, a first output end of the second differential circuit outputs the first differential signal, and a second output end of the second differential circuit outputs the second differential signal.
3. The Hall sensor-based amplification circuit according to claim 2, wherein the first differential circuit comprises a first transistor and a second transistor, a gate of the first transistor is connected to a first input end of the first differential circuit, a first pole of the first transistor is connected to a first output end of the first differential circuit and to a second output end of the compensation module; a gate of the second transistor is connected to a second input end of the first differential circuit, a first pole of the second transistor is connected to a second output end of the first differential circuit and to a first output end of the compensation module; and the second differential circuit comprises a third transistor and a fourth transistor, 4. The Hall sensor-based amplification circuit of claim 2, wherein, a gate of the third transistor is connected to a first input end of the second differential circuit, a first pole of the third transistor is connected to a first output end of the second differential circuit and to a first output end of the compensation module; a gate of the fourth transistor is connected to a second input end of the second differential circuit, a first pole of the fourth transistor is connected to a second output end of the second differential circuit and to a second output end of the compensation module; and the first transistor, the second transistor, the third transistor, and the fourth transistor have the same current amplification factor. Further comprising: an amplification module, the amplification module comprising a first resistor, a second resistor, a third resistor, and a fourth resistor, The first end of the first resistor is connected with the first end of the second resistor, the second end of the first resistor is connected to the first input end of the second differential circuit, and the second end of the second resistor is connected to the second input end of the second differential circuit. The first end of the third resistor is connected with the second end of the second resistor, the second end of the third resistor is connected to the first output end of the compensation module, the first end of the fourth resistor is connected with the second segment of the first resistor, and the second end of the fourth resistor is connected to the second output end of the compensation module.
5. The Hall sensor-based amplification circuit of claim 1, wherein, Further comprising: A common-mode feedback module, The first input end of the common-mode feedback module is connected with the first Hall sensor to receive the first Hall signal. The second input end of the common-mode feedback module is connected with the second Hall sensor to receive the second Hall signal. The third input end of the common-mode feedback module is connected to the compensation module to receive the common-mode signal of the first output signal and the second output signal to stabilize the signal amplification multiple.
6. The Hall sensor-based amplification circuit of claim 5, wherein, Further comprising: The first end of the fifth transistor and the first end of the sixth transistor are connected to the output end of the common-mode feedback module, the second end of the fifth transistor is connected to the first output end of the compensation module, and the second end of the sixth transistor is connected to the second output end of the compensation module.
7. The Hall sensor-based amplification circuit of claim 1, wherein, The transconductance of the first differential circuit is the same as that of the second differential circuit.
8. The Hall sensor-based amplification circuit of claim 1, wherein, The first feedback signal and the second feedback signal are current signals.
9. The Hall sensor-based amplification circuit of claim 1, wherein, The first input signal and the second input signal are voltage signals.
10. The Hall sensor-based amplification circuit of claim 1, wherein, Further comprising: A first buffer circuit and a second buffer circuit, The first buffer circuit comprises a seventh transistor and a first capacitor, the gate of the seventh transistor is connected with the first end of the first capacitor and connected to the input end of the first buffer circuit connected to the first output end of the compensation module, the first pole of the seventh transistor is connected with the second end of the first capacitor and connected to the output end of the first buffer circuit to output the stable first buffer signal. The second buffer circuit comprises an eighth transistor and a second capacitor, the gate of the eighth transistor is connected with the first end of the second capacitor and connected to the input end of the second buffer circuit connected to the second output end of the compensation module, the first pole of the eighth transistor is connected with the second end of the second capacitor and connected to the output end of the second buffer circuit to output the stable second buffer signal.
Citation Information
Patent Citations
Anti-common-mode magnetic interference differential complementary Hall current sensor chip
CN210294384U