Patents
Literature
Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.

2210 results about "High bandwidth" patented technology

SDNN-based power distribution fusion terminal real-time video reasoning method

The invention discloses a power distribution fusion terminal real-time video reasoning method based on an SDNN, relates to the technical field of intelligent power grid monitoring, and aims to solve the problems of high delay, high bandwidth consumption, low power consumption and the like caused by insufficient utilization of computing power resources of an existing power distribution terminal and dependence on a cloud on video processing in the prior art. And the problem of poor adaptability of the model in a complex power grid scene is solved. Firstly, a power grid special sample library is constructed, and data quality is optimized through time domain key frame extraction and a stratified sampling mechanism; carrying out enhanced training on the lightweight model by adopting transfer learning and multi-modal confrontation; designing an intermediate representation conversion and hierarchical caching mechanism to realize efficient model compiling and heterogeneous hardware deployment; edge-side real-time reasoning is realized based on dynamic frame sampling and statistical threshold detection; finally, a self-adaptive feedback closed loop is driven through reinforcement learning, and incremental updating of the model and dynamic allocation of resources are achieved. The real-time performance of power distribution equipment anomaly detection is remarkably improved, and meanwhile the model memory occupancy rate is reduced.
Owner:PINGDINGSHAN PINGGAO-YASKAWA SWITCH APP CO LTD

Scheduling strategy selection large model training method based on reinforcement learning

The invention belongs to the field of artificial intelligence, and discloses a scheduling strategy selection large model training method based on reinforcement learning, and the method comprises the steps: constructing a virtualized cluster environment; generating training data; carrying out large model base pre-training; learning environment interaction is reinforced; performing priority experience playback training; performing near-end strategy optimization; carrying out multi-expert strategy distillation; policy security verification is carried out; carrying out progressive online deployment; and feedback driving continuous optimization is carried out. According to the method, the resource topology, the task portrait and the dynamic load feature are decomposed to the special agent, and structured semantic tags such as a high-bandwidth demand task and a critical overheat node are generated, so that the heterogeneous resource state recognition accuracy is improved by 40%, and the multi-dimensional feature fusion efficiency is improved by 35%.
Owner:ZHEJIANG UNIV OF TECH +1

Vehicle-mounted multi-source radar converged communication system based on FlexRay bus and synchronization method thereof

The invention belongs to the technical field of radars, and discloses a vehicle-mounted multi-source radar converged communication system based on a FlexRay bus and a synchronization method of the vehicle-mounted multi-source radar converged communication system based on the FlexRay bus. The FlexRay communication bus supports a static and dynamic dual-channel structure and has a deterministic communication capability, and the maximum bandwidth can reach 10Mbps; the distributed radar controller is connected with each radar node and used for collecting local radar data, packaging timestamps and uploading the data through FlexRay; the time synchronization controller is used for realizing nanosecond synchronization through a FlexRay global clock mechanism and broadcasting clock signals to all radar nodes; the fusion processing unit is used for intensively receiving all radar data and carrying out target detection and data fusion based on a unified time sequence; and the main control coordination module is used for upwards communicating with the automatic driving domain controller and downwards uniformly coordinating the behaviors of the subsystems. The system has the capabilities of accurate time sequence, multi-source data fusion, fault-tolerant control and the like, and is a high-reliability communication platform supporting intelligent driving decision making.
Owner:XIAN HANGPU ELECTRONICS CO LTD

Intelligent traffic data processing method and system based on 5G communication system

The invention discloses an intelligent traffic data processing method and system based on a 5G communication system, and relates to the technical field of traffic data processing, and the method comprises the steps: collecting data based on a 5G communication network; preprocessing the collected traffic data through an edge computing node; real-time prediction and risk assessment are carried out on traffic flow based on the cloud platform; sending real-time traffic information and optimization suggestions to a traffic management center and related vehicles; when an emergency occurs, a rapid response mechanism is triggered through a 5G network, and traffic resources are scheduled. The system collects, processes and analyzes traffic data in real time through the characteristics of high bandwidth and low delay of the 5G communication network and the distributed processing capability of edge calculation, achieves the real-time prediction and management of traffic flow and accident risks, and can improve the road utilization efficiency, reduce traffic accidents and improve the traffic safety through the intelligent decision and optimization control strategy. And the emergency response capability is improved, so that a more intelligent solution is provided for urban traffic management.
Owner:ZKICME SUZHOU MICROELECTRONICS CO LTD

Packet loss prevention data transmission method and device, equipment and storage medium

According to the packet loss prevention data transmission method and device, the equipment and the storage medium provided by the invention, the network index data of the current network is acquired in response to the data transmission instruction; inputting the network index data into a network state prediction model to obtain a prediction result of the current network state; determining an FEC redundancy strategy according to the prediction result; according to the FEC redundancy strategy, performing redundancy coding on to-be-transmitted data to obtain a redundancy data packet; and sending the data to be transmitted and the redundant data packet to a target receiving end. According to the predicted network state, the number of redundant data packets can be dynamically adjusted, unnecessary redundant data transmission is reduced, and the bandwidth utilization rate is improved. Unnecessary bandwidth waste is reduced through adjustment of dynamic redundancy coding, it is ensured that enough fault-tolerant capacity is provided when the network is unstable, data integrity is effectively ensured, and meanwhile audio and video transmission fluency and stability are improved.
Owner:GUANGZHOU BAOLUN ELECTRONICS CO LTD

GNSS anti-interference receiver system based on radio frequency front end-INS combined assistance

The invention provides a GNSS (Global Navigation Satellite System) anti-interference receiver system based on radio frequency front end-INS (Inertial Navigation System) combined assistance, which adopts a dual-core ARM Cortex-A9 and a programmable logic unit for layered decoupling, and realizes real-time receiving and processing of a high-bandwidth data stream, closed-loop control of an interference suppression link and quick response of a navigation path and a strategy decision. All the modules efficiently cooperate through AXI-Lite register mapping, interrupt signals, a shared state buffer area and a timer synchronization mechanism. By controlling bus and state buffer mapping to keep consistency and supporting a module-level independent debugging and system-level soft reset mechanism under hot start, the expandability of subsystem cascade debugging, fault module positioning and online updating is realized. In the aspects of module architecture, data channels and cooperation mechanisms, the structure order, efficient communication and control closed loop are realized, and an embedded multi-module cooperation anti-interference platform which is suitable for a high-interference environment, multi-channel fusion processing and navigation task real-time response is constructed.
Owner:NANJING UNIV OF SCI & TECH

Communication method for broadband communication and satellite fusion

The invention discloses a communication method for broadband communication and satellite fusion, which comprises the following steps of: classifying data streams, ensuring priority transmission of high-priority data streams by adopting a self-adaptive flow control protocol, carrying out load balancing according to link quality in combination with a satellite and a ground communication link, and when the communication link fluctuates, outputting the data streams. The method can automatically switch to a backup link or adjust a transmission mode, guarantees the communication stability, predicts the satellite communication time delay through deep learning, carries out the time delay compensation, optimizes the communication efficiency, intelligently allocates bandwidth resources according to the user demands and geographic positions, optimizes the bandwidth utilization rate, reduces the data transmission amount through a self-adaptive compression algorithm, and improves the bandwidth utilization rate. Therefore, the problems of non-uniform bandwidth utilization, unstable link, delay fluctuation and insufficient flow control in the prior art are solved, and through intelligent prediction and real-time adjustment, the system can efficiently utilize bandwidth resources, ensure communication stability, reduce delay fluctuation and improve overall communication quality.
Owner:NANJING JILUOSI INFORMATION TECHNOLOGY CO LTD

Intelligent auxiliary and artificial intelligence visual gateway control method and system for station building

The invention relates to the technical field of power distribution station supervision, in particular to an intelligent auxiliary and artificial intelligence visual gateway control method and system for a station building, which monitors network state parameters in real time, calculates a network quality score and dynamically selects an optimal transmission path based on a reinforcement learning algorithm. Comprising a high bandwidth mode, a low delay mode and a disaster recovery backup mode, stage processing and dynamic compression are performed on transmission data according to data types and network quality scores, link switching and a local caching mechanism are automatically triggered when a network is abnormal, and finally, multi-gateway load balancing and visual monitoring are realized through a software defined network architecture. The problem of transmission delay or interruption caused by the fact that a static data transmission framework cannot adapt to network state changes in the prior art is effectively solved, and the reliability and the real-time performance of data transmission are remarkably improved through dynamic path optimization, intelligent hierarchical transmission and a fault self-healing mechanism.
Owner:ZHEJIANG WELLSUN INTELLIGENT TECH CO LTD

3D stack of split graphics processing logic dies

A packaging technology to improve performance of an AI processing system resulting in an ultra-high bandwidth system. An IC package is provided which comprises: a substrate; a first die on the substrate, and a second die stacked over the first die. The first die can be a first logic die (e.g., a compute chip, CPU, GPU, etc.) while the second die can be a compute chiplet comprising ferroelectric or paraelectric logic. Both dies can include ferroelectric or paraelectric logic. The ferroelectric / paraelectric logic may include AND gates, OR gates, complex gates, majority, minority, and / or threshold gates, sequential logic, etc. The IC package can be in a 3D or 2.5D configuration that implements logic-on-logic stacking configuration. The 3D or 2.5D packaging configurations have chips or chiplets designed to have time distributed or spatially distributed processing. The logic of chips or chiplets is segregated so that one chip in a 3D or 2.5D stacking arrangement is hot at a time.
Owner:KEPLER COMPUTING INC

Motor instantaneous torque measuring method and system based on high-bandwidth sensor

The invention relates to the technical field of motor detection, and discloses a motor instantaneous torque measurement method and system based on a high-bandwidth sensor, and the method comprises the steps: synchronously collecting a torque signal and a multi-source interference variable through the high-bandwidth sensor, and forming an original torque sequence after time synchronization superposition; extracting disturbance frequency characteristics through multi-scale wavelet transform and spectral analysis; a pre-trained adaptive filter model is utilized to generate a filter coefficient matched with the working condition, and primary filtering is completed; residual fluctuation is suppressed in combination with Kalman state estimation, and an optimized torque estimation value is obtained; parameter self-adaptive compensation is realized through online calibration weight updating, and a stable torque measurement sequence is output; load abrupt change pre-judgment and threshold value dynamic updating are achieved based on time-frequency correlation analysis, and finally rapid measurement convergence after working condition abrupt change is ensured through a closed-loop reset mechanism. According to the method, the problem of low instantaneous torque measurement precision in the prior art can be solved.
Owner:LANZHOU ELECTRIC CORP

DCU-based high-performance sparse stiffness matrix vector multiplication method

The invention provides a DCU-based high-performance sparse stiffness matrix vector multiplication method, which comprises the following steps of: according to a sparse stiffness matrix, dividing a non-zero element into a plurality of calculation unit blocks by rows, pre-loading non-zero element data to an L1 shared memory or a register file through an on-chip shared memory controller of the DCU, a high-bandwidth crossbar switch of the DCU is used for realizing data copying and transmission; starting multi-row fusion execution for a short row of which the row non-zero element is lower than a DCU single-instruction multi-data width threshold value; constructing a wavefront scheduler based on a DCU asynchronous computing engine: binding an independent instruction cache region for each wavefront, and loading a multiply-add operation instruction set in advance through a prefetch instruction queue; a calculation unit state register is established, and when a wavefront scheduler ready signal is triggered, a scalar unit of the DCU is activated to execute calculation; and realizing cross-thread block reduction by adopting a DCU atomic operation accelerator. According to the method, the calculation throughput and the memory bandwidth utilization rate of large-scale structural mechanics stiffness matrix vector multiplication are effectively improved.
Owner:HENAN POLYTECHNIC

Remote desktop video coding and decoding method based on neural network multi-head attention mechanism

The invention relates to the technical field of video coding and decoding, and discloses a remote desktop video coding and decoding method based on a neural network multi-head attention mechanism. Comprising the following steps: dividing a screen of a remote desktop into a plurality of areas by utilizing a multi-head attention mechanism; performing grading identification according to the activeness and the importance degree of each area in the screen; the encoder performs encoding sorting on each area according to the grading identifier, formulates an encoding strategy, and dynamically adjusts the encoding strategy based on a feedback mechanism; generating a coded video stream according to a formulated coding strategy, and extracting attached information, related to original coded data, of each region; synchronously sending the generated coded video stream and the attached information to a receiving end; and the decoder decodes each area according to the coding sequence, original coding data is recovered, and the remote desktop picture is recovered. The multi-head attention mechanism is utilized to perform intelligent grading and associated coding on the screen area, and the problems of low efficiency, redundant transmission and high bandwidth occupation in a traditional coding and decoding method are solved.
Owner:XIAN YATONG INTELLIGENT TECHNOLOGY CO LTD

Memory prefetching control method and device, storage medium and program product

The invention discloses a memory prefetching control method and device, a storage medium and a program product, and relates to the technical field of computers. A heterogeneous logic model covering multiple access modes is constructed, a prefetch strategy candidate set is generated based on standard logic models corresponding to different access modes, the expression limitation of a single model on complex multi-mode access features is broken through, and access laws in different scenes can be comprehensively covered; through calculation, sorting and screening of the prefetch cost, targeted evaluation of the strategy is realized, bandwidth load aggravation and resource waste caused by redundant prefetch are avoided, and optimization of the target prefetch strategy in the aspects of low delay and high bandwidth utilization rate is ensured. According to the method and the device, the problems that a fixed logic model is difficult to adapt to dynamic diverse memory access behaviors and resource utilization is low in efficiency in the prior art are solved, and the technical effects that the method does not need to depend on fixed logic, can dynamically adapt to the change of the access mode through flexible combination and strategy screening of heterogeneous models, and is particularly suitable for terminal equipment with limited resources are achieved.
Owner:INSPUR SUZHOU INTELLIGENT TECH CO LTD

Stacked devices and methods of fabrication

Stacked devices and methods of fabrication are provided. Die-to-wafer (D2W) direct-bonding techniques join layers of dies of various physical sizes, form factors, and foundry nodes to a semiconductor wafer, to interposers, or to boards and panels, allowing mixing and matching of variegated dies in the fabrication of 3D stacked devices during wafer level packaging (WLP). Molding material fills in lateral spaces between dies to enable fan-out versions of 3D die stacks with fine pitch leads and capability of vertical through-vias throughout. Molding material is planarized to create direct-bonding surfaces between multiple layers of the variegated dies for high interconnect density and reduction of vertical height. Interposers with variegated dies on one or both sides can be created and bonded to wafers. Logic dies and image sensors from different fabrication nodes and different wafer sizes can be stacked during WLP, or logic dies and high bandwidth memory (HBM) of different geometries can be stacked during WLP.
Owner:ADEIA SEMICONDUCTOR BONDING TECHNOLOGIES INC

Embedding a photonic integrated circuit in a semiconductor package for high bandwidth memory and compute

A photonic integrated circuit (PIC) disposed on a substrate and comprising a semiconductor die hosting an active portion and a passive portion mutually coupled, the active portion being configured to consume electrical power when activated, and the passive portion comprising an optical transmission medium configured to propagate an optical signal to or from the active portion of the PIC; an electronic integrated circuit (EIC) electrically coupled to the active portion of the PIC and comprising components that electrically operate on the active portion of the PIC; and a packaging compound at least partially encapsulating the PIC, the packaging compound defining a cavity on a side of the semiconductor die that is opposite from the substrate, the cavity being filled with an optically transparent medium such that the optical signal can be received from or transmitted to the passive portion of the PIC through the cavity.
Owner:SICILY MERGER SUB II INC

Data transmission system and method based on RDMA

The invention discloses a data transmission system and method based on RDMA, and mainly relates to the technical field of computers, firstly, an RISC-V module (106) initializes all modules, issues related configuration information to a transmission control module (102) and an LRDMA module (103), notifies an opposite terminal to prepare to receive data, the transmission control module (102) uploads information of a sensor interface module (101) to a storage module (107), and the storage module (107) stores the information of the sensor interface module (101). The RISC-V module (106) is used for transmitting data to the LRDMA module (103) and generating a corresponding instruction to the LRDMA module (103), the LRDMA module (103) reads corresponding data from the storage module (107) after receiving the corresponding instruction and sends the data to an opposite end, data transmission completion operation is carried out, the RISC-V module (106) clears all transmission parameters, and the transmission control module (102) stops queue transmission. According to the method and the device, the storage and logic resource pressure of sensor access can be effectively relieved, and light-weight high-bandwidth transmission oriented to sensor access is realized.
Owner:NAT UNIV OF DEFENSE TECH

Integrity auditing method and system in edge computing environment

The invention relates to the field of edge computing data security, in particular to an integrity auditing method and system in an edge computing environment. The problem that an existing cloud auditing model is high in delay and large in bandwidth consumption in an edge scene is mainly solved. A lightweight audit challenge is generated through random sampling, data block aggregation operation is executed at an edge node, Merkel Hash tree path evidence is extracted, and integrity proof of dual verification is formed; and the aggregated evidence and the path evidence are verified by using bilinear mapping, so that efficient and credible auditing is realized. Dynamic data updating and accurate positioning of damaged blocks are supported, communication overhead is remarkably reduced, and real-time credibility of edge data is guaranteed.
Owner:SHEYANG RES INST OF NANJING UNIV

Multi-source multi-path scheduling method for remote sensing data transmission

The invention relates to the technical field of satellite network communication, and discloses a multi-source multi-path scheduling method for remote sensing data transmission, which comprises the following steps of: firstly, establishing an index table for remote sensing data by using a space-time name formed by a service type, an acquisition area, acquisition time, a node identifier and a data category; and the controller analyzes time and space constraints in the request, selects a plurality of source nodes meeting conditions from an index table, calculates priorities according to parameters such as residual bandwidth, round-trip delay and packet loss rate, and selects a plurality of non-overlapping high-quality paths. And then adding a service type, a path number, a path state report and a flow proportion field in the interest packet and the data packet, so that the source node sends segmented data in parallel according to a preset proportion. And the forwarding node reports the link change in real time, and the controller dynamically adjusts the path set and the shunt weight, thereby ensuring that the high-bandwidth and low-delay data transmission performance is continuously obtained in a topology and load rapid change scene.
Owner:CHANGCHUN UNIV OF SCI & TECH

Vehicle-mounted communication system based on distributed architecture and vehicle

The invention discloses a vehicle-mounted communication system based on a distributed architecture and a vehicle, and relates to the technical field of communication, a plurality of edge computing devices are respectively configured as root ports and end nodes, and high-speed connection between the root ports and the end nodes is realized by utilizing a PCIe switch, so that the characteristics of high bandwidth and low delay of PCIe can be fully utilized, and the communication efficiency is improved. The data transmission efficiency is greatly improved, so that the fluency of the vehicle-mounted computing platform in processing a large amount of data is guaranteed, the root port is provided with the shared storage space, the root port and the end node can directly perform data transmission in the shared storage space through the PCIe switch, intermediate links of data transmission are further reduced, and the transmission delay is reduced. Therefore, the problem that the communication efficiency is reduced due to the fact that blocking is prone to occurring under the condition of large-batch data throughput under communication interconnection of the Ethernet can be solved, and the technical effect of improving the communication efficiency is achieved.
Owner:INSPUR SUZHOU INTELLIGENT TECH CO LTD

Data transmission method and device and storage medium

The embodiment of the invention provides a data transmission method and device and a storage medium, relates to the technical field of communication, and can realize directional allocation of channel resources to APs in a multi-AP cooperative group. The method comprises the following steps: receiving a first frame sent by a second AP; the second AP and the first AP belong to the same multi-AP collaboration group; the first frame comprises a group member identifier of the first AP in the multi-AP collaboration group; the first frame is used for allocating target channel resources to the first AP based on the group member identifier; and performing data transmission on the target channel resource. The present disclosure may be used in fiber to the room (FTTR) scenarios. According to the FTTR technology, wireless router APs in different rooms or positions in scenes such as families or small and medium-sized enterprises are connected through optical fibers, so that high-bandwidth and high-reliability connection of networking among multiple APs is provided, and connection between a master control AP and slave APs can be achieved through a point-to-multipoint optical distribution network.
Owner:ZTE CORP

Direct current fault arc identification method and device based on wavelet transform algorithm

The invention discloses a DC fault arc identification method and device based on a wavelet transform algorithm, and the method comprises the steps: collecting a DC line current signal through a high-bandwidth current sensor, carrying out the digitalization of a signal conditioning circuit and a high-speed ADC, and sequentially carrying out the preprocessing of the elimination of baseline drift through differential filtering and the suppression of specific frequency interference through adaptive notch; performing 3-8-layer multi-scale decomposition on the pure signal by adopting a Daubechies wavelet basis, preferably selecting high-frequency detail coefficients from the first layer to the third layer, and creatively fusing a multi-scale energy entropy representing energy distribution randomness and a time domain kurtosis representing transient impact to form a composite characteristic quantity; a threshold value (threshold value = mean value + adaptive coefficient * standard deviation) is dynamically generated based on sliding time window historical data, the adaptive coefficient is dynamically adjusted according to the load type, the resistive load is 1.8-2.2, and the inductive / capacitive load is 2.5-3.5; and when the composite characteristic quantity exceeds a threshold value and the sample proportion is greater than or equal to 85% within the duration of 0.5-5ms, a tripping execution mechanism is triggered.
Owner:CTG JIANGSU ENERGY INVESTMENT CO LTD +1

High bandwidth die to die interconnect with package area reduction

Package structure with folded die arrangements and methods of fabrication are described. In an embodiment, a package structure includes a first die and vertical interposer side-by-side. A second die is face down on an electrically connected with the vertical interposer, and a local interposer electrically connects the first die with the vertical interposer.
Owner:APPLE INC

Flexible multi-channel multi-mode sensor data acquisition system

The invention relates to a flexible multi-channel multi-mode sensor data acquisition system. The system comprises a signal collector for collecting multi-channel signals, a pin header interface for providing multi-channel signal access, a plurality of analog switches for realizing switching and collection of the multi-channel signals and improving the flexibility and expandability of signal collection, a sensor part meeting multi-dimensional data collection requirements, and an analog-to-digital conversion chip, the control unit adopts an FPGA (Field Programmable Gate Array) to control switching of an analog switch and time sequence management, and the wireless transmission module is provided with a Wi-Fi chip; one end of the pin header interface is connected with the signal collector and the other end is connected with the analog switch; the sensor part is connected to the analog-to-digital conversion chip; the analog switch, the analog-to-digital conversion chip and the wireless transmission module are all connected to the controller. The system is a modularized multi-sensor data acquisition system with high precision and high bandwidth, and can realize dynamic sampling, efficient processing and wireless transmission of multi-sensor signals in a limited size.
Owner:SHANGHAI SECOND POLYTECHNIC UNIVERSITY

Apparatus using in-memory compute chiplet devices for inference-time compute acceleration

An apparatus using in-memory compute (IMC) chiplet devices for inference-time compute acceleration. The apparatus is configured to accelerate the workload computations for neural network models, such as those for Large Language Models (LLMs) and reasoning models. The apparatus achieves high throughput and low latency using a chiplet design, digital IMC (DIMC) based engines, efficient die-to-die (D2D) interconnects, block floating point (BFP) numerics, and large high bandwidth on-chip memories. With modular chiplets and efficient interconnects, the accelerator apparatus can be easily scaled to accelerate workloads for models of different sizes. The DIMC configuration within the chiplet slices also improves computational performance and reduces power consumption by integrating computational functions and memory fabric. And by dynamically switching between precision levels based on real-time analysis of a target workload, computational efficiency can be optimized while maintaining the necessary level of accuracy for each step of the workload computation.
Owner:D-MATRIX CORP

Hardware accelerator facing triple sparse matrix multiplication, equipment and application method thereof

The invention discloses a hardware accelerator and equipment oriented to triple sparse matrix multiplication and an application method thereof.The hardware accelerator comprises a high-bandwidth memory HBM, a crossbar switch network and an on-chip processing unit which are connected in sequence, and the on-chip processing unit comprises a hierarchical cache module, a global controller and a plurality of computing chips; each calculation piece comprises an RA calculation array, a TP calculation array and a local controller, wherein the RA calculation array and the TP calculation array are respectively used for executing front-end operation T = R * A and rear-end operation C = T * P in triple sparse matrix multiplication. The method aims at solving the problem that when a traditional universal processor processes triple sparse matrix multiplication, due to irregular memory access, uneven calculation load and sharp increase of middle parts and results, huge off-chip data carrying is confronted with serious performance and energy efficiency bottlenecks, and the calculation performance and energy efficiency of triple sparse matrix multiplication are improved.
Owner:NAT UNIV OF DEFENSE TECH

Phase-locked loop circuit, clock generator, chip and electronic device

The invention relates to a phase-locked loop circuit, a clock generator, a chip and electronic equipment, and the phase-locked loop circuit mainly comprises a phase frequency detector which is used for generating a phase detection output signal according to the phase of a reference clock signal and the phase of a feedback clock signal; the proportional path module is used for generating a first control current according to the phase discrimination output signal; the integral path module is used for generating a second control current according to the phase discrimination output signal; the current control oscillation module is used for generating a clock output signal according to the first control current and the second control current; and the feedback frequency divider is used for obtaining a feedback clock signal through frequency division of the clock output signal. According to the phase-locked loop, the advantages of the analog charge pump phase-locked loop and the full-digital phase-locked loop are combined, the generation of a high-performance clock which is small in area, high in bandwidth, stable in loop and low in quantization noise is facilitated, the applicability of the phase-locked loop to the high bandwidth requirement is facilitated, the quantization noise is reduced, and the performance of the phase-locked loop is improved. And unconditional stability of the phase-locked loop is realized theoretically.
Owner:SHANGHAI BIREN TECH CO LTD

FPGA-based high-performance large language model accelerator and reasoning method

The invention discloses an FPGA (Field Programmable Gate Array)-based high-performance large language model accelerator and a reasoning method, which adopt a structure of combining a plurality of computing units (CU) and a matrix processing unit (MPE), and can efficiently allocate computing tasks and realize parallel processing by virtue of the parallel computing capability of the FPGA, thereby greatly improving the computing efficiency. Through parallel processing of a plurality of tasks, the reasoning speed is obviously improved, and the calculation bottleneck in a traditional scheme is avoided. And secondly, in the aspect of memory management, through a hybrid storage strategy of a high-bandwidth memory (HBM) and an off-chip memory (such as DDR), utilization of memory bandwidth is optimized, efficient flowing of data among a plurality of computing units is realized, delay in data transmission is reduced, and efficient data access in the computing process is ensured.
Owner:BEIJING UNIV OF POSTS & TELECOMM

Internet of Things data intelligent transmission method and system

The invention relates to the technical field of Internet of Things communication transmission, and discloses an Internet of Things data intelligent transmission method and system, and the method comprises the steps: abstracting the performance of a multi-source heterogeneous link through a software defined network controller, dynamically generating a slice template, carrying out the traffic marking and priority scheduling, constructing a multi-path target constraint optimization model, and carrying out the optimization of the multi-path target constraint optimization model. And in combination with a network function virtualization mechanism, multi-level intelligent transmission is implemented at edge nodes, and a final transmission control instruction is generated. In the prior art, in a heterogeneous multi-network environment, low-delay, high-reliability and high-bandwidth transmission cannot be guaranteed at the same time, and especially in an industrial automation scene, technical problems that a control instruction is easy to delay and a monitoring data bandwidth is limited exist. According to the invention, the overall transmission reliability and bandwidth utilization efficiency are improved through the dynamic priority traffic scheduling based on network slices, the multipath reliability product model and the dynamic batch processing and progressive compression technology based on real-time link feedback.
Owner:NANJING ZHONGTUI TECH CO LTD

Single crystal turbine blade crystal orientation defect detection system based on adaptive optics

The invention discloses a single crystal turbine blade crystal orientation defect detection system based on adaptive optics, particularly relates to the field of nondestructive testing, and is used for solving the problem that thermal damage and signal consistency are difficult to consider in acoustic imaging of complex structural parts. Through partition energy threshold setting, dynamic pulse planning, photoacoustic processing and unified coordinate cross-subarea data synthesis, local thermal damage caused by excessive concentration of energy is effectively avoided in the material detection process, and the requirement for collecting high-bandwidth signals can be met in a large range. The signal-to-noise ratio and the detection efficiency are improved by regulating and controlling pulse energy and a scanning path, the amplitude comparability and the image coherence among regions are ensured through signal normalization correction and subregion image set splicing, high-resolution and comprehensive-coverage acoustic mapping is output, the crystal orientation defects of the single crystal turbine blade are positioned and evaluated, the detection precision is improved, the measurement period is shortened, and the method is suitable for large-scale popularization and application. And the method has an applicable value for aero-engine parts requiring rapid and high-precision nondestructive detection.
Owner:ANHUI GONGYUAN ELECTRONIC TECHNOLOGY CO LTD

Communication resource processing method and device under multi-orbit satellite access, equipment and medium

The invention discloses a communication resource processing method and device under multi-orbit satellite access, equipment and a medium, which can be applied to the technical field of communication. According to the invention, after the data transmission request is obtained, the current orbit satellite resource detection is carried out according to the data transmission request to obtain the current orbit satellite resource state data, and after the service quality demand information is obtained, the priority allocation is carried out on the service demand according to the service quality demand information to obtain the priority allocation result; then, according to the current orbit satellite resource state data and the priority allocation result, data transmission orbit resource allocation is carried out to obtain a data transmission orbit resource allocation result, and data transmission control is carried out according to the data transmission orbit resource allocation result, so that real-time and intelligent resource scheduling can be carried out; therefore, the bandwidth resource allocation balance degree is improved, and the probability of track overload is reduced.
Owner:IPLOOK NETWORKS CO LTD