Distributed flight control system architecture time delay measurement device and method

By designing a time delay measurement device and method in the high-safe distributed flight control system architecture, the timing module and the comprehensive processing module realize accurate measurement of time delay, the problem of difficulty in time delay measurement in the system is solved, and the measurement level and safety of the system are improved.

CN119512026AInactive Publication Date: 2025-02-25CHINA HELICOPTER RES & DEV INST
View PDF 7 Cites 0 Cited by

Patent Information

Application Number
CN202411440783.5
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Filing Date
2024-10-16
Publication Date
2025-02-25
Estimated Expiration
Not applicable · inactive patent

AI Technical Summary

Technical Problem

In the high-safe distributed flight control system architecture, due to the numerous control loop links, it is difficult to locate the problem when there is a large delay, and the appropriate measurement methods are lacking, which affects the stability and safety of the system.

Method used

A distributed flight control system architecture delay measurement device and method are provided. Through the first time measurement branch and the second time measurement branch, the timing module starts and ends the timing after receiving the trigger pulse, generates timing results, and the comprehensive processing module summarizes and displays the delay data to realize the precise measurement and positioning of the system delay.

Benefits of technology

It realizes accurate measurement of system delay, facilitates the positioning of the system delay link, improves the system measurement level, and ensures the safety of the aircraft and the stability of the control system.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN119512026A_ABST
    Figure CN119512026A_ABST
Patent Text Reader

Abstract

The invention provides a distributed flight control system architecture time delay measurement device and method, and the device comprises a first time measurement branch which is used for receiving a trigger pulse of a measured link, and the trigger pulse can excite a timing module to start timing; the second time measurement branch circuit is used for receiving a trigger pulse of the measured link, and the trigger pulse can excite the timing module to end timing; the timing module is arranged between the first time measurement branch circuit and the second time measurement branch circuit, and the timing module is used for starting timing after receiving the trigger pulse sent by the first time measurement branch circuit and ending timing after receiving the trigger pulse sent by the second time measurement branch circuit to generate a timing result; the comprehensive processing module is connected with the timing module, and the comprehensive processing module is used for receiving the timing result and sending the timing result to the man-machine interaction module; wherein the timing result comprises the time delay of the tested link.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The present application belongs to the field of delay measurement technology, and in particular, relates to a distributed flight control system architecture delay measurement device and method. Background Art

[0002] All types of aircraft have control links. There is a certain delay between the pilot's input to the actuator and the actual action of the actuator. When the delay exceeds a certain threshold, the stability of the control system becomes worse, and pilot-induced oscillation is common. In this case, the safety of the aircraft cannot be guaranteed.

[0003] Especially for the high-security distributed flight control system architecture that is currently widely used, due to the large number of control loop links, it is difficult to locate the problem when large delays occur, and there is a lack of appropriate measurement methods. Summary of the invention

[0004] Purpose of the invention: The present application provides a highly secure distributed flight control system architecture delay measurement device and method, which can achieve accurate measurement of system delay, facilitate the positioning of system delay links, and improve the system measurement level.

[0005] In a first aspect, the present application provides a distributed flight control system architecture delay measurement device, the device comprising:

[0006] The first timing branch is used to receive a trigger pulse of the measured link, and the trigger pulse can stimulate the timing module to start timing;

[0007] The second timing branch is used to receive a trigger pulse of the measured link, and the trigger pulse can stimulate the timing module to end timing;

[0008] A timing module, arranged between the first timing branch and the second timing branch, the timing module is used to start timing after receiving a trigger pulse sent by the first timing branch, and to end timing after receiving a trigger pulse sent by the second timing branch, and to generate a timing result;

[0009] A comprehensive processing module, connected to the timing module, the comprehensive processing module is used to receive the timing result and send the timing result to the human-computer interaction module;

[0010] A human-computer interaction module is connected to the comprehensive processing module, and the human-computer interaction module is used to display the timing result; wherein the timing result includes the delay of the measured link.

[0011] Preferably, the device further comprises:

[0012] A third timing branch is used to receive a trigger pulse of the measured link, and the trigger pulse can stimulate the timing module to start timing; the third timing branch is connected in parallel with the first timing branch;

[0013] A fourth timing branch, used for receiving a trigger pulse of a measured link, wherein the trigger pulse can stimulate the timing module to end timing; the fourth timing branch is connected in parallel with the second timing branch;

[0014] The first timing branch is the same as the second timing branch, and the third timing branch is the same as the fourth timing branch.

[0015] Preferably, the first timing branch comprises:

[0016] A first comparator is used to capture the rising edge of the trigger pulse of the measured link according to the timing start threshold value, and to perform signal conditioning on the trigger pulse according to the timing start threshold value to ensure that the timing start trigger pulse and the timing end trigger pulse are triggered at the same threshold value;

[0017] The first programmable voltage module is connected to the reverse end of the first comparator, and the first programmable voltage module is used to determine the timing start threshold value.

[0018] Preferably, the first comparator is further used for converting the trigger pulse into a regular pulse signal if the trigger pulse is an irregular pulse signal.

[0019] Preferably, the third timing branch comprises:

[0020] A third comparator is used to capture the falling edge of the trigger pulse of the measured link according to the timing start threshold value, and to perform signal conditioning on the trigger pulse according to the timing start threshold value to ensure that the timing start trigger pulse and the timing end trigger pulse are triggered at the same threshold value;

[0021] The third programmable voltage module is connected to the positive terminal of the third comparator, and the third programmable voltage module is used to determine the timing start threshold value.

[0022] Preferably, the third comparator is further used for converting the trigger pulse into a regular pulse signal if the trigger pulse is an irregular pulse signal.

[0023] Preferably, the comprehensive processing module is also used to summarize the delay of each delay measurement point according to the channel wiring settings, and compare the delay measured by the first timing branch and the second timing branch with the delay measured by the third timing branch and the fourth timing branch to achieve self-monitoring.

[0024] In a second aspect, the present application also provides a distributed flight control system architecture delay measurement method, the method comprising:

[0025] The first timing branch receives a trigger pulse of the measured link, and the trigger pulse can stimulate the timing module to start timing;

[0026] The second timing branch receives a trigger pulse of the measured link, and the trigger pulse can stimulate the timing module to end timing;

[0027] The timing module starts timing after receiving a trigger pulse sent by the first timing branch, and ends timing after receiving a trigger pulse sent by the second timing branch, and generates a timing result; wherein the timing module is arranged between the first timing branch and the second timing branch;

[0028] The comprehensive processing module receives the timing result and sends the timing result to the human-computer interaction module; wherein the comprehensive processing module is connected to the timing module;

[0029] The human-computer interaction module displays the timing result; wherein the timing result includes the delay of the measured link, and the human-computer interaction module is connected to the comprehensive processing module.

[0030] Preferably, the method further comprises:

[0031] The third timing branch receives a trigger pulse of the measured link, and the trigger pulse can stimulate the timing module to start timing; the third timing branch is connected in parallel with the first timing branch;

[0032] The fourth timing branch receives a trigger pulse of the measured link, and the trigger pulse can stimulate the timing module to end timing; the fourth timing branch is connected in parallel with the second timing branch;

[0033] The first timing branch is the same as the second timing branch, and the third timing branch is the same as the fourth timing branch.

[0034] Preferably, the method further comprises:

[0035] The comprehensive processing module summarizes the delays of various delay measurement points according to the channel wiring settings, compares the delays measured by the first timing branch and the second timing branch with the delays measured by the third timing branch and the fourth timing branch, and realizes self-monitoring.

[0036] Beneficial technical effects of this application:

[0037] 1. The device and method mentioned in the present invention can be applied to the delay measurement of high-security distributed flight control system architecture, and compared with the oscilloscope, the cost advantage is obvious;

[0038] 2. The present invention is easy to expand and can flexibly adapt to the requirements of redundant and multi-component high-safety distributed flight control system architecture;

[0039] 3. The present invention completes the delay measurement based on the same beat, which ensures the synchronization of the measurement system, and the measurement results can reflect the real situation;

[0040] 4. The multi-pulse measurement method of the present invention can improve the fault tolerance and measurement efficiency on the one hand; on the other hand, it has a self-monitoring function to ensure the accuracy of the measurement results;

[0041] 5. The present invention does not rely on algorithm implementation, but mainly relies on direct measurement of physical components, and has good measurement reproducibility;

[0042] 6. The present invention can process irregular trigger signals by adjusting the program-controlled voltage, thereby improving anti-interference capability and being applicable to a wider range of scenarios. BRIEF DESCRIPTION OF THE DRAWINGS

[0043] Figure 1 It is a time delay measurement requirement diagram of a high-security distributed flight control system architecture provided in an embodiment of the present application;

[0044] Figure 2 is a schematic diagram of a delay measurement device provided in an embodiment of the present application;

[0045] Figure 3 is a non-regular signal conditioning diagram provided in an embodiment of the present application;

[0046] Among them, 1: delay measurement device, 2: comparator, 3: timing module, 4: programmable voltage, 5: integrated processing module, 6: human-computer interaction, 7: single-channel timing system, 8: start pulse, 9: end pulse, 10: rising edge signal trigger level, 11: falling edge signal trigger level. DETAILED DESCRIPTION

[0047] See also Figure 1-Figure 3 , high-security distributed flight control system architecture delay measurement requirements such as Figure 1 As shown, T1 to T9 are points in the system where actual delay measurement is required.

[0048] like Figure 2As shown, the delay measurement device 1 of the present invention mainly includes a comprehensive processing module 5, a human-computer interaction 6, and a single-channel timing system 7, wherein the single-channel timing system 7 includes a comparator 2, a timing module 3, and a programmable voltage 4. The programmable voltage 4 is controlled by the comprehensive processing module, and the output voltage value can be set manually; the comparator 2 outputs a timing start or timing end signal by comparing the voltage at the input end; the timing module 3 starts timing after receiving the timing start signal, and ends timing after receiving the timing end signal, and sends the timing result to the comprehensive processing module 5, and the timing module is reset to prepare for the next timing; the comprehensive processing module summarizes the data of each delay measurement point according to the channel wiring setting and sends it to the human-computer interaction 6, and then presents it to the test personnel.

[0049] Among them, the single-channel timing system 7 in the device can be replicated and expanded according to the number of actual delay measurement points, and the comprehensive processing module 5 and the human interaction 6 can be reused.

[0050] The timing device measures the time delay by measuring the time difference between the start pulse 8 and the end pulse 9. After the start pulse 8 reaches the comparator, the comparator will 1出 and U 1比 For comparison, when U 1出 Greater than U 1比 When U 1出 Less than or equal to U 1比 When the timing module 3 receives the step signal, it starts timing. The start pulse 8 reaches the servo control component synchronously. After completing the task, the servo control component sends an end pulse 9. As mentioned above, the end pulse 9 stimulates the generation of the timing end signal 1. When the timing module 3 receives the timing end signal 1, the timing ends. At this time, the measured time is the task execution time of the servo control component, which is recorded as T 11 .

[0051] Among them, considering that the flight control system is a time-sensitive and time-deterministic system, in order to verify the accuracy of delay measurement, the present invention can use a multi-pulse method to perform self-monitoring.

[0052] Taking double pulse as an example, single pulse timing has been realized in item 3. The start pulse 8 arrives at the comparator synchronously, and the comparator converts U 2出 and U 2比 For comparison, when U 2出 Less than U 2比 When U 2出 Greater than or equal to U 2比When the timing module 3 receives the step signal, it starts timing. The start pulse 8 reaches the servo control component synchronously, and the servo control component sends an end pulse 9 after completing the task. As mentioned above, the end pulse 9 stimulates the generation of the timing end signal 2. When the timing module 3 receives the timing end signal 2, the timing ends.

[0053] At this time, the measured time is the task execution time of the servo control component, recorded as T 21 In theory, T 11 and T 21 The results should be consistent, taking into account the influence of clock jitter, etc., and setting the threshold. If the deviation is within the threshold range, the results are considered consistent. 11 and T 21 ,When the result exceeds the threshold, the comprehensive processing module 5 will feedback the exceeding condition to the test personnel through the human-computer interaction 6; when the results are consistent, the reported test measurement result is valid;

[0054] The above introduces a pulse triggering method for the rising edge and the falling edge respectively. The present invention can realize multiple triggering and averaging by increasing the number of pulses, thereby reducing the measurement error. At the same time, multiple measurement results can be used to eliminate erroneous measurement results by comparing them, thereby improving the measurement efficiency;

[0055] Among them, the start pulse 8 and the end pulse 9 generated by different components of the flight control system may be irregular signals, and the present invention uses programmable voltage and comparator to regulate them. Figure 3 As shown, for a rising edge signal, a rising edge signal trigger level 10 is set, and the rising edge signal trigger level 10 is enabled by manually setting a program-controlled voltage value. For a falling edge signal, a falling edge signal trigger level 11 is set, and the falling edge signal trigger level 11 is enabled by manually setting a program-controlled voltage value.

Claims

1. A distributed flight control system architecture delay measurement device, characterized in that: The device comprises: The first timing branch is used to receive a trigger pulse of the measured link, and the trigger pulse can stimulate the timing module to start timing; The second timing branch is used to receive a trigger pulse of the measured link, and the trigger pulse can stimulate the timing module to end timing; A timing module, arranged between the first timing branch and the second timing branch, the timing module is used to start timing after receiving a trigger pulse sent by the first timing branch, and to end timing after receiving a trigger pulse sent by the second timing branch, and to generate a timing result; A comprehensive processing module, connected to the timing module, the comprehensive processing module is used to receive the timing result and send the timing result to the human-computer interaction module; A human-computer interaction module is connected to the comprehensive processing module, and the human-computer interaction module is used to display the timing result; wherein the timing result includes the delay of the measured link.

2. The device according to claim 1, characterized in that The device also includes: A third timing branch is used to receive a trigger pulse of the measured link, and the trigger pulse can stimulate the timing module to start timing; the third timing branch is connected in parallel with the first timing branch; A fourth timing branch, used for receiving a trigger pulse of a measured link, wherein the trigger pulse can stimulate the timing module to end timing; the fourth timing branch is connected in parallel with the second timing branch; The first timing branch is the same as the second timing branch, and the third timing branch is the same as the fourth timing branch.

3. The device according to claim 2, characterized in that The first timing branch comprises: A first comparator is used to capture the rising edge of the trigger pulse of the measured link according to the timing start threshold value, and to perform signal conditioning on the trigger pulse according to the timing start threshold value to ensure that the timing start trigger pulse and the timing end trigger pulse are triggered at the same threshold value; The first programmable voltage module is connected to the reverse end of the first comparator, and the first programmable voltage module is used to determine the timing start threshold value.

4. The device according to claim 3, characterized in that The first comparator is further configured to convert the trigger pulse into a regular pulse signal if the trigger pulse is an irregular pulse signal.

5. The device according to claim 2, characterized in that The third timing branch comprises: A third comparator is used to capture the falling edge of the trigger pulse of the measured link according to the timing start threshold value, and to perform signal conditioning on the trigger pulse according to the timing start threshold value to ensure that the timing start trigger pulse and the timing end trigger pulse are triggered at the same threshold value; The third programmable voltage module is connected to the positive terminal of the third comparator, and the third programmable voltage module is used to determine the timing start threshold value.

6. The device according to claim 7, characterized in that The third comparator is further used for converting the trigger pulse into a regular pulse signal if the trigger pulse is an irregular pulse signal.

7. The device according to claim 2, characterized in that The comprehensive processing module is also used to summarize the delay of each delay measurement point according to the channel wiring settings, and compare the delay measured by the first timing branch and the second timing branch with the delay measured by the third timing branch and the fourth timing branch to achieve self-monitoring.

8. A method for measuring time delay of a distributed flight control system architecture, characterized in that: The method comprises: The first timing branch receives a trigger pulse of the measured link, and the trigger pulse can stimulate the timing module to start timing; The second timing branch receives a trigger pulse of the measured link, and the trigger pulse can stimulate the timing module to end timing; The timing module starts timing after receiving a trigger pulse sent by the first timing branch, and ends timing after receiving a trigger pulse sent by the second timing branch, and generates a timing result; wherein the timing module is arranged between the first timing branch and the second timing branch; The comprehensive processing module receives the timing result and sends the timing result to the human-computer interaction module; wherein the comprehensive processing module is connected to the timing module; The human-computer interaction module displays the timing result; wherein the timing result includes the delay of the measured link, and the human-computer interaction module is connected to the comprehensive processing module.

9. The method according to claim 8, characterized in that The method further comprises: The third timing branch receives a trigger pulse of the measured link, and the trigger pulse can stimulate the timing module to start timing; the third timing branch is connected in parallel with the first timing branch; The fourth timing branch receives a trigger pulse of the measured link, and the trigger pulse can stimulate the timing module to end timing; the fourth timing branch is connected in parallel with the second timing branch; The first timing branch is the same as the second timing branch, and the third timing branch is the same as the fourth timing branch.

10. The method according to claim 9, characterized in that The method further comprises: The comprehensive processing module summarizes the delays of various delay measurement points according to the channel wiring settings, compares the delays measured by the first timing branch and the second timing branch with the delays measured by the third timing branch and the fourth timing branch, and realizes self-monitoring.

Citation Information

Patent Citations

  • Method and device for testing response time delay of interactive infrared touch integrated machine

    CN106353613A

  • Unmanned aerial vehicle operation instruction time delay detection device and method

    CN111047852A

  • Test device and method for irradiation delay of photoemitter

    CN111473692A

  • Optical fiber time delay measuring device

    CN114088346A

  • Laser detection system based on single photon avalanche diode array detector

    CN115047482A